Device, manufacturing method thereof, and electronic device
US-2016233235-A1 · Aug 11, 2016 · US
US12490475B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12490475-B2 |
| Application number | US-202418598184-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 7, 2024 |
| Priority date | Oct 12, 2018 |
| Publication date | Dec 2, 2025 |
| Grant date | Dec 2, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device having high reliability is provided. The semiconductor device includes a transistor and an insulator placed so as to surround the transistor; the insulator has a barrier property against hydrogen; the transistor includes an oxide and a conductor, the conductor includes nitrogen and a metal; the conductor has a physical property of extracting hydrogen; the conductor includes a region having a hydrogen concentration higher than or equal to 2.0×10 19 atoms/cm 3 and lower than or equal to 1.0×10 21 atoms/cm 3 ; and at least part of hydrogen atoms included in the region is bonded to a nitrogen atom.
Opening claim text (preview).
What is claimed is: 1 . A semiconductor device comprising: a first gate electrode; a first gate insulator over the first gate electrode; an oxide semiconductor comprising a channel of a transistor over the first gate insulator; a first conductor and a second conductor each over and in contact with the oxide semiconductor; a first insulator over the first conductor and the second conductor; a second insulator over the first insulator; a second gate insulator in a first opening of the first insulator and the second insulator; a second gate electrode over the second gate insulator and in the first opening; and a third insulator in contact with a top surface of the second gate electrode, a top surface of the second gate insulator, and a top surface of the second insulator, wherein the top surface of the second insulator, the top surface of the second gate insulator, and the top surface of the second gate electrode are aligned with each other, wherein a first side surface of the first conductor is aligned with a first side surface of the oxide semiconductor, wherein a first side surface of the second conductor is aligned with a second side surface of the oxide semiconductor, and wherein each of the first conductor and the second conductor includes tantalum nitride. 2 . The semiconductor device according to claim 1 , wherein the oxide semiconductor includes indium. 3 . The semiconductor device according to claim 1 , wherein the oxide semiconductor comprises a first oxide semiconductor layer and a second oxide semiconductor layer over the first oxide semiconductor layer. 4 . The semiconductor device according to claim 1 , wherein the tantalum nitride has crystallinity. 5 . The semiconductor device according to claim 1 , wherein the first insulator covers a top surface and the first side surface of the first conductor, a top surface and the first side surface of the second conductor, and the first side surface and the second side surface of the oxide semiconductor. 6 . The semiconductor device according to claim 1 , wherein the first insulator includes aluminum oxide. 7 . A semiconductor device comprising: a first gate electrode; an oxide semiconductor comprising a channel of a transistor over the first gate electrode; a first conductor and a second conductor each over and in contact with the oxide semiconductor; a first insulator over the first conductor and the second conductor; a second insulator over the first insulator; a second gate electrode in a first opening of the first insulator and the second insulator; a third conductor electrically connected to the first conductor through a second opening of the first insulator and the second insulator; a fourth conductor electrically connected to the second conductor through a third opening of the first insulator and the second insulator; and a third insulator over the second insulator, wherein a first side surface of the first conductor is aligned with a first side surface of the oxide semiconductor, wherein a first side surface of the second conductor is aligned with a second side surface of the oxide semiconductor, and wherein each of the first conductor and the second conductor includes tantalum nitride. 8 . The semiconductor device according to claim 7 , wherein the oxide semiconductor includes indium. 9 . The semiconductor device according to claim 7 , wherein the oxide semiconductor comprises a first oxide semiconductor layer and a second oxide semiconductor layer over the first oxide semiconductor layer. 10 . The semiconductor device according to claim 7 , wherein the tantalum nitride has crystallinity. 11 . The semiconductor device according to claim 7 , wherein the first insulator covers a top surface and the first side surface of the first conductor, a top surface and the first side surface of the second conductor, and the first side surface and the second side surface of the oxide semiconductor. 12 . The semiconductor device according to claim 7 , wherein the first insulator includes aluminum oxide.
comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO · CPC title
wherein the TFTs are in active matrices · CPC title
Manufacturing their channels · CPC title
using silicon technology, e.g. SiGe · CPC title
Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.