Integrated vertical transistors and light emitting diodes
US-2019006413-A1 · Jan 3, 2019 · US
US12464876B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12464876-B2 |
| Application number | US-202218047920-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 19, 2022 |
| Priority date | Sep 19, 2018 |
| Publication date | Nov 4, 2025 |
| Grant date | Nov 4, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Methods and structures are disclosed for highly efficient vertical devices. The vertical device comprising a plurality of planar active layers formed on a substrate, at least one of a top layer of the plurality of the layers is formed as a plurality of nano-pillars and a passivation layer formed on a space between the plurality of the nanopillars.
Opening claim text (preview).
We claim: 1 . A method to create a vertical device comprising: forming a plurality of planar active layers on a substrate; investigating a surface of the plurality of planar active layers to map one or more defects; using a defect map to control formation of a plurality of nano-pillars on a defective area by adjusting a position of the plurality of nano-pillars, forming at least one of a top layer of the plurality of planar active layers as the plurality of nano-pillars based on the defect map, the plurality of nano-pillars being spaced apart to define a repeating arrangement of nano-pillars, the repeating arrangement of nano-pillars including gaps between the nano-pillars above the one or more defects; forming a first passivation layer comprising a dielectric layer on the top layer of the plurality of planar active layers, the first passivation layer extending in a space between the plurality of nano-pillars and at least on a part of sidewalls of the plurality of nano-pillars; and forming a gate electrode on at least a part of the first passivation layer, wherein the plurality of nano-pillars, the dielectric layer, and the gate electrode act as a vertical transistor in series with the plurality of planar active layers of the vertical device to control current going through the plurality of nano-pillars to the plurality of planar active layers of the vertical device. 2 . The method of claim 1 , wherein the gate electrode extends in the space between the plurality of nano-pillars and on the part of sidewalls of the plurality of nano-pillars. 3 . The method of claim 2 , wherein the gate electrode is formed to bias the plurality of nano-pillars to control a charge accumulated on a surface of the plurality of nano-pillars. 4 . The method of claim 2 , further comprising: forming a second passivation layer over at least a part of the gate electrode; and forming a device electrode over the second passivation layer to create a functional area for the vertical device, wherein the device electrode comprises one of: a filler layer or a reflector. 5 . The method of claim 4 , wherein the device electrode comprises a separate electrode or a part of a nano-contact. 6 . The method of claim 1 , further comprising forming an ohmic contact layer on a top surface of at least one nano-pillar to create at least one nano-contact. 7 . The method of claim 1 , further comprising etching down a conductive layer, a doped layer, or both, formed on the plurality of planar active layers to form the plurality of nano-pillars. 8 . The method of claim 1 , further comprising adjusting a size and a density of the plurality of nano-pillars based on a peak efficiency of the vertical device, wherein the peak efficiency occurs at a maximum value of current density of the vertical device. 9 . The method of claim 1 , wherein the dielectric layer and a conductive layer are configured to spread to other areas of the vertical device. 10 . The method of claim 1 , further comprising forming a filler layer on a top surface of the first passivation layer, the filler layer including one of: a polymer, a solgel, and a dielectric. 11 . The method of claim 10 , wherein the filler layer further includes a color conversion layer.
extending at least partially onto an outer side surface of the bodies · CPC title
the light-emitting regions comprising nitride materials · CPC title
Optical field-shaping means, e.g. lenses · CPC title
Electrodes · CPC title
Manufacture or treatment · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.