Circuit and system integration onto a microdevice substrate

US12426413B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12426413-B2
Application numberUS-202318161318-A
CountryUS
Kind codeB2
Filing dateJan 30, 2023
Priority dateFeb 9, 2017
Publication dateSep 23, 2025
Grant dateSep 23, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated optical display system includes a backplane with appropriate electronics, and an array of micro-devices. A touch sensing structure may be integrated into the system. In one embodiment, an integrated circuit and system is integrated on top of micro-devices transferred to a substrate. Openings in a planarization layer (or layers) may be provided to connect the micro-devices with electrodes and other circuitry. Light reflectors may be used to redirect the light, and color conversion layers or color filters may be integrated before the micro-devices or on the substrate surface opposite to the surface of micro-devices.

First claim

Opening claim text (preview).

What is claimed is: 1. An optoelectronic device comprising: a device substrate; a plurality of layers on a top surface of the device substrate, the plurality of layers having a top layer and a bottom layer, each layer of the plurality of layers having exposed side surfaces, the plurality of layers including one or more conductive layers and one or more active layers; one or more extension layers surrounding the exposed side surfaces of at least the one or more active layers of the plurality of layers, the one or more extension layers being oblique to the top surface of the device substrate, at least one of the one or more extension layers contacting the device substrate; a bonding pad coupled to the bottom layer and/or the top layer and extending over at least one of the one or more extension layers; and a dielectric layer formed around the bonding pad and extending over a top surface of the one or more extension layers, wherein the dielectric layer is a distinct layer from the one or more extension layers and the dielectric layer does not contact exposed side surfaces of the one or more extension layers. 2. The optoelectronic device of claim 1 , wherein the one or more extension layers comprise at least one of: another dielectric layer, a reflective layer or a color conversion layer. 3. The optoelectronic device of claim 1 , wherein one or more of the one or more extension layers is a polymer. 4. The optoelectronic device of claim 1 , wherein a width of one or more of the one or more extension layers is between 100 nm to two micrometers.

Assignees

Inventors

Classifications

  • Package configurations · CPC title

  • Coatings, e.g. passivation layers or antireflective coatings · CPC title

  • wherein the TFTs are in active matrices · CPC title

  • H10D86/40Primary

    characterised by multiple TFTs · CPC title

  • of interconnections · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12426413B2 cover?
An integrated optical display system includes a backplane with appropriate electronics, and an array of micro-devices. A touch sensing structure may be integrated into the system. In one embodiment, an integrated circuit and system is integrated on top of micro-devices transferred to a substrate. Openings in a planarization layer (or layers) may be provided to connect the micro-devices with ele…
Who is the assignee on this patent?
Vuereal Inc
What technology area does this patent fall under?
Primary CPC classification H10D86/40. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 23 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).