Light emitting diode display with redundancy scheme
US-9865832-B2 · Jan 9, 2018 · US
US12426413B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12426413-B2 |
| Application number | US-202318161318-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 30, 2023 |
| Priority date | Feb 9, 2017 |
| Publication date | Sep 23, 2025 |
| Grant date | Sep 23, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An integrated optical display system includes a backplane with appropriate electronics, and an array of micro-devices. A touch sensing structure may be integrated into the system. In one embodiment, an integrated circuit and system is integrated on top of micro-devices transferred to a substrate. Openings in a planarization layer (or layers) may be provided to connect the micro-devices with electrodes and other circuitry. Light reflectors may be used to redirect the light, and color conversion layers or color filters may be integrated before the micro-devices or on the substrate surface opposite to the surface of micro-devices.
Opening claim text (preview).
What is claimed is: 1. An optoelectronic device comprising: a device substrate; a plurality of layers on a top surface of the device substrate, the plurality of layers having a top layer and a bottom layer, each layer of the plurality of layers having exposed side surfaces, the plurality of layers including one or more conductive layers and one or more active layers; one or more extension layers surrounding the exposed side surfaces of at least the one or more active layers of the plurality of layers, the one or more extension layers being oblique to the top surface of the device substrate, at least one of the one or more extension layers contacting the device substrate; a bonding pad coupled to the bottom layer and/or the top layer and extending over at least one of the one or more extension layers; and a dielectric layer formed around the bonding pad and extending over a top surface of the one or more extension layers, wherein the dielectric layer is a distinct layer from the one or more extension layers and the dielectric layer does not contact exposed side surfaces of the one or more extension layers. 2. The optoelectronic device of claim 1 , wherein the one or more extension layers comprise at least one of: another dielectric layer, a reflective layer or a color conversion layer. 3. The optoelectronic device of claim 1 , wherein one or more of the one or more extension layers is a polymer. 4. The optoelectronic device of claim 1 , wherein a width of one or more of the one or more extension layers is between 100 nm to two micrometers.
Package configurations · CPC title
Coatings, e.g. passivation layers or antireflective coatings · CPC title
wherein the TFTs are in active matrices · CPC title
characterised by multiple TFTs · CPC title
of interconnections · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.