Light emitting diode display with redundancy scheme
US-9865832-B2 · Jan 9, 2018 · US
US12419145B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12419145-B2 |
| Application number | US-202318161366-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 30, 2023 |
| Priority date | Feb 9, 2017 |
| Publication date | Sep 16, 2025 |
| Grant date | Sep 16, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An integrated optical display system includes a backplane with appropriate electronics, and an array of micro-devices. A touch sensing structure may be integrated into the system. In one embodiment, an integrated circuit and system is integrated on top of micro-devices transferred to a substrate. Openings in a planarization layer (or layers) may be provided to connect the micro-devices with electrodes and other circuitry. Light reflectors may be used to redirect the light, and color conversion layers or color filters may be integrated before the micro-devices or on the substrate surface opposite to the surface of micro-devices.
Opening claim text (preview).
What is claimed is: 1. A display system comprising: a substrate; one or more planarization layers formed over and in contact with the substrate; a light distribution layer and a bonding layer formed over a top surface of the one or more planarization layers and connected together; at least one micro device transferred to on top of the bonding layer; and one or more color conversion layers disposed on or over the at least one micro device. 2. The display system of claim 1 , wherein the light distribution layer can be on part of a bank layer with a reflective layer or fill the entire bank layer. 3. The display system of claim 1 , wherein a reflective layer is formed between the one or more planarization layers and the bonding layer to direct light through the light distribution layer. 4. The display system of claim 1 , wherein a buffer layer is modified to separate the substrate from a display system.
Package configurations · CPC title
Coatings, e.g. passivation layers or antireflective coatings · CPC title
wherein the TFTs are in active matrices · CPC title
characterised by multiple TFTs · CPC title
of interconnections · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.