Semiconductor structure and the forming method thereof

US12376323B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12376323-B2
Application numberUS-202217834936-A
CountryUS
Kind codeB2
Filing dateJun 8, 2022
Priority dateNov 23, 2021
Publication dateJul 29, 2025
Grant dateJul 29, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The invention provides a semiconductor structure, which comprises a GaN gallium nitride (GaN) layer, an aluminum gallium nitride (AlGaN) layer on the gallium nitride layer, a polarization boost layer on and in direct contact with the aluminum gallium nitride layer, and a gate liner layer on the polarization boost layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor structure, comprising: a gallium nitride (GaN) layer; an aluminum gallium nitride (AlGaN) layer located on the gallium nitride layer; a polarization boost layer located on the aluminum gallium nitride layer and directly contacting the aluminum gallium nitride layer; a gate liner layer located on the polarization boost layer; and a groove in the polarization boost layer, and the gate liner layer is partially located in the groove. 2. The semiconductor structure according to claim 1 , wherein the material of the polarization boost layer comprises p-type doped silicon. 3. The semiconductor structure according to claim 1 , wherein the minimum thickness of the polarization boost layer is less than 30 angstroms. 4. The semiconductor structure according to claim 1 , wherein a thickness of the polarization boost layer directly under the groove is less than a thickness of the polarization boost layer beside the groove. 5. The semiconductor structure of claim 1 , further comprising a polarization modification layer located in the groove and between the gate liner layer and the polarization boost layer. 6. The semiconductor structure according to claim 5 , wherein the polarization modification layer comprises silicon, and a carbon concentration in the polarization modification layer is higher than a carbon concentration in the polarization boost layer. 7. The semiconductor structure of claim 1 , wherein the gate liner layer comprises p-type doped gallium nitride. 8. The semiconductor structure of claim 1 , further comprising a dielectric layer on the polarization boost layer, and a part of the gate liner layer covers the dielectric layer. 9. The semiconductor structure according to claim 1 , wherein the polarization boost layer contains doping ions selected from boron, aluminum, gallium, indium and thallium.

Assignees

Inventors

Classifications

  • Nitride Group III-V materials, e.g. AlN or GaN · CPC title

  • of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT · CPC title

  • further characterised by the dopants · CPC title

  • Gate regions of field-effect devices having PN junction gates · CPC title

  • having wide bandgap charge-carrier supplying layers, e.g. modulation doped HEMTs such as n-AlGaAs/GaAs HEMTs · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12376323B2 cover?
The invention provides a semiconductor structure, which comprises a GaN gallium nitride (GaN) layer, an aluminum gallium nitride (AlGaN) layer on the gallium nitride layer, a polarization boost layer on and in direct contact with the aluminum gallium nitride layer, and a gate liner layer on the polarization boost layer.
Who is the assignee on this patent?
United Microelectronics Corp
What technology area does this patent fall under?
Primary CPC classification H10D30/475. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 29 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).