Analyzing an operation of a power semiconductor device

US12345754B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12345754-B2
Application numberUS-202117802969-A
CountryUS
Kind codeB2
Filing dateFeb 12, 2021
Priority dateMar 2, 2020
Publication dateJul 1, 2025
Grant dateJul 1, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method analyzes an operation of a power semiconductor device. The method includes: providing a set of reference voltages of the device and a set of corresponding reference currents; measuring, within a predetermined time-interval, Nframe on-state voltages and Nframe corresponding on-state currents of the device to obtain Nframe measurement points, Nframe being an integer number equal to or greater than 2; adapting the set of reference voltages by carrying out a least squares fit to the Nframe measurement points; and using the adapted set of reference voltages to analyze the operation of the power semiconductor device.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for analyzing an operation of a power semiconductor device, the method comprising: providing a set of reference voltages of the device and a set of corresponding reference currents; measuring, within a predetermined time-interval, Nframe on-state voltages and Nframe corresponding on-state currents of the device to obtain Nframe measurement points, wherein Nframe is an integer number equal to or greater than 2; adapting the set of reference voltages by carrying out a least squares fit to the Nframe measurement points; and using the adapted set of reference voltages to analyze the operation of the power semiconductor device, wherein for the least squares fit, a piecewise-linear approximation between each two adjacent measurement points is assumed. 2. The method according to claim 1 , wherein the analyzing comprises estimating a junction temperature of the device based on the adapted set of reference voltages. 3. A method for analyzing an operation of a power semiconductor device, the method comprising: providing a set of reference voltages of the device and a set of corresponding reference currents; measuring, within a predetermined time-interval, Nframe on-state voltages and Nframe corresponding on-state currents of the device to obtain Nframe measurement points, wherein Nframe is an integer number equal to or greater than 2; adapting the set of reference voltages by carrying out a least squares fit to the Nframe measurement points; and using the adapted set of reference voltages to analyze the operation of the power semiconductor device, wherein the least squares fit comprises: defining a validity factor for each of the reference currents, wherein the validity factors represent how near a measured on-state current is to each of the reference currents; determining a set of validity factors for each of the measurement points resulting in Nframe sets of validity factors. 4. The method according to claim 3 , wherein the validity factors are defined in such a way that a validity factor associated with a certain reference current equals 1 upon the measured on-state current equaling the reference current, while the validity factor associated with the reference current equals 0 upon the measured on-state current equaling an adjacent reference current. 5. The method according to claim 3 , wherein for a measurement point within the predefined time-interval, the validity factors are defined by the following set of equations: w 1 ⁢ ( k ) = 1 - I m ⁢ e ⁢ a ⁢ s ( k ) - I 1 I 2 - I 1 for I 1 ≤ I m ⁢ e ⁢ a ⁢ s ⁢ ( k ) ≤ I 2 , and w 1 ( k ) = 0 for I meas ( k ) < I 1 ⁢ and ⁢ I meas ( k ) > I 2 ; … w n ⁢ ( k ) = I meas ( k ) - I

Assignees

Inventors

Classifications

  • for testing thyristors · CPC title

  • for measuring thermal properties thereof · CPC title

  • for measuring thermal properties thereof · CPC title

  • for curve tracing of semiconductor characteristics, e.g. on oscilloscope · CPC title

  • for testing diodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12345754B2 cover?
A method analyzes an operation of a power semiconductor device. The method includes: providing a set of reference voltages of the device and a set of corresponding reference currents; measuring, within a predetermined time-interval, Nframe on-state voltages and Nframe corresponding on-state currents of the device to obtain Nframe measurement points, Nframe being an integer number equal to or gr…
Who is the assignee on this patent?
Reinhausen Maschf Scheubeck
What technology area does this patent fall under?
Primary CPC classification G01R31/2642. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 01 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).