Linear spacer for spacing a carrier of a package
US-2022148934-A1 · May 12, 2022 · US
US12334405B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12334405-B2 |
| Application number | US-202318211898-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 20, 2023 |
| Priority date | Jun 28, 2022 |
| Publication date | Jun 17, 2025 |
| Grant date | Jun 17, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electronic device and method is disclosed. In one example, the electronic device includes a solderable surface and at least one surface opening arranged in the solderable surface. The electronic device further includes an encapsulation material, encapsulating at least one electronic component of the electronic device, and at least one vent opening arranged in an area of the surface opening and extending through the encapsulation material.
Opening claim text (preview).
The invention claimed is: 1. An electronic device, comprising: a solderable surface; at least one surface opening arranged in the solderable surface; an encapsulation material encapsulating at least one electronic component of the electronic device; and at least one vent opening arranged in an area of the surface opening and extending through the encapsulation material. 2. The electronic device of claim 1 , wherein the solderable surface is part of a chip carrier and the at least one electronic component is arranged over a surface of the chip carrier arranged opposite to the solderable surface. 3. The electronic device of claim 1 , wherein the solderable surface is arranged at a periphery of the electronic device. 4. The electronic device of claim 1 , wherein the solderable surface is configured for soldering the electronic device to a printed circuit board. 5. The electronic device of claim 1 , wherein the vent opening provides a continuous gas connection through the electronic device from the solderable surface to a peripheral surface of the electronic device. 6. The electronic device of claim 1 , wherein the at least one vent opening is configured to provide an outgassing path when soldering the electronic device to a printed circuit board. 7. The electronic device of claim 1 , wherein the at least one surface opening comprises at least one elongated surface slot. 8. The electronic device of claim 2 , wherein the at least one surface opening separates the chip carrier into multiple mounting surfaces and the at least one electronic component is arranged on one or multiple of the multiple mounting surfaces. 9. The electronic device of claim 2 , wherein the chip carrier comprises a leadframe and the at least one surface opening separates the leadframe into multiple diepads. 10. The electronic device of claim 9 , wherein the at least one surface opening is cross shaped and separates the leadframe into four diepads. 11. The electronic device of claim 1 , wherein the at least one vent opening comprises at least one elongated vent slot. 12. The electronic device of claim 1 , wherein the at least one vent opening comprises at least one substantially circular vent hole. 13. The electronic device of claim 1 , wherein, in a top view of the solderable surface, a footprint of the at least one vent opening is fully arranged inside a footprint of the at least one surface opening. 14. The electronic device of claim 1 , wherein the encapsulation material is at least partly arranged in the at least one surface opening. 15. The electronic device of claim 1 , wherein the encapsulation material is at least partly arranged between the solderable surface and the at least one vent opening. 16. The electronic device of claim 1 , wherein the at least one vent opening exclusively extends through the encapsulation material. 17. The electronic device of claim 1 , wherein the solderable surface and a surface of the encapsulation material are arranged in a common plane. 18. The electronic device of claim 1 , wherein the electronic device is a surface mount device. 19. A method for soldering an electronic device to a printed circuit board, the method comprising: arranging solder material on a printed circuit board; arranging an electronic device according to claim 1 over the printed circuit board, wherein the at least one vent opening is arranged over the solder material; and performing a soldering act, wherein the at least one vent opening provides an outgassing path for gases generated from the solder material during the soldering act. 20. The method of claim 19 , wherein: the solder material is separated by at least one channel; and the at least one vent opening is arranged over the at least one channel. 21. The method of claim 19 , wherein the solder material comprises a solder paste and the soldering act comprises a reflow soldering act. 22. A method for manufacturing an electronic device, the method comprising: providing an opening in a solderable surface of the electronic device; encapsulating at least one electronic component of the electronic device in an encapsulation material; and forming at least one vent opening in an area of the surface opening, wherein the at least one vent opening extends through the encapsulation material.
Soldering or alloying · CPC title
comprising holes not having chips therein, e.g. for outgassing, underfilling or bond wire passage · CPC title
Multiple chips on leadframes · CPC title
the encapsulations having cavities other than that occupied by chips · CPC title
the semiconductor body being completely enclosed · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.