Thin film transistor array substrate and organic light-emitting display device including the same

US12284880B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12284880-B2
Application numberUS-202318482710-A
CountryUS
Kind codeB2
Filing dateOct 6, 2023
Priority dateMar 27, 2013
Publication dateApr 22, 2025
Grant dateApr 22, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A thin film transistor array substrate having a pixel arrangement structure includes a first sub-pixel for displaying a first color and a second sub-pixel for displaying a second color alternately located in a first column, and a third sub-pixel for displaying a third color in a second column adjacent to the first column, and via holes of the first through third sub-pixels in a same row are at different positions.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device comprising a plurality of pixels, wherein each of the plurality of pixels comprises: a first sub-pixel comprising a first light-emitting element that emits light of a first color; a second sub-pixel comprising a second light-emitting element that emits light of a second color; and a third sub-pixel comprising a third light-emitting element that emits light of a third color, each of the first sub-pixel, the second sub-pixel and the third sub-pixel is connected to a data line extended in a first direction and a scan line extended in a second direction, the first light-emitting element and the second light-emitting element are adjacent to each other in the first direction, the third light-emitting element is adjacent to the first light-emitting element and the second light-emitting element in the second direction perpendicular to the first direction, each of the first light-emitting element, the second light-emitting element, and the third light-emitting element comprises a pixel electrode, the pixel electrodes of the first light-emitting element, the second light-emitting element, and the third light-emitting element are on an insulating layer, a first hole overlapping the pixel electrode of the first light-emitting element, a second hole overlapping the pixel electrode of the second light-emitting element, and a third hole overlapping the pixel electrode of the third light-emitting element are defined in the insulating layer, a first opening corresponding to a portion of the pixel electrode of the first light-emitting element, a second opening corresponding to a portion of the pixel electrode of the second light-emitting element, and a third opening corresponding to a portion of the pixel electrode of the third light-emitting element are defined in a pixel defining layer on the insulating layer, in a plan view, the first hole and the second hole each overlap the third opening in the second direction, and in a plan view, a virtual straight line connecting a center of the first hole and a center of the second hole is not parallel to the first direction or the second direction. 2. The display device of claim 1 , wherein the first opening does not overlap the first hole in a third direction perpendicular to each of the first direction and the second direction, the second opening does not overlap the second hole in the third direction, and the third opening does not overlap the third hole in the third direction. 3. The display device of claim 1 , wherein a size of the pixel electrode of the third light-emitting element is greater than each of a size of the pixel electrode of the first light-emitting element and a size of the pixel electrode of the second light-emitting element. 4. The display device of claim 1 , wherein a length of the third opening in the first direction is greater than each of a length of the first opening in the first direction and a length of the second opening in the first direction. 5. The display device of claim 1 , wherein a length of the third opening in the first direction is greater than a value of a sum of a length of the first opening in the first direction and a length of the second opening in the first direction. 6. The display device of claim 1 , wherein, in a plan view, a virtual straight line connecting a center of the third hole and a center of the first hole or the second hole is not parallel to the first direction or the second direction. 7. The display device of claim 1 , further comprising: a first data line connected to the first sub-pixel; a second data line connected to the second sub-pixel; and a third data line connected to the third sub-pixel, wherein a portion of the second data line overlaps the pixel electrode of the first light-emitting element and the pixel electrode of the second light-emitting element. 8. The display device of claim 7 , further comprising: a first driving voltage line connected to the first sub-pixel; a second driving voltage line connected to the second sub-pixel; and a third driving voltage line connected to the third sub-pixel, wherein each of the first driving voltage line, the second driving voltage line, and the third driving voltage line comprises a first portion extending in the first direction and a second portion extending in the second direction, and the second portions of the first driving voltage line, the second driving voltage line, and the third driving voltage line are connected to one another. 9. The display device of claim 8 , wherein a layer on which the first driving voltage line to the third driving voltage line are provided is different from a layer on which the first data line to the third data line are provided. 10. The display device of claim 1 , wherein each of the first light-emitting element, the second light-emitting element, and the third light-emitting element further comprises a counter electrode facing the pixel electrode and an emission layer between the pixel electrode and the counter electrode. 11. The display device of claim 1 , further comprising: a thin film transistor; and a metal layer electrically connected to the thin film transistor, wherein the pixel electrode of the first light-emitting element is electrically connected to the metal layer through the first hole. 12. The display device of claim 11 , further comprising a capacitor electrically connected to the thin film transistor, wherein the first sub-pixel is connected to a data line and a driving voltage line, and the driving voltage line is on a layer between the data line and the capacitor. 13. The display device of claim 1 , wherein the first color is red, the second color is green, and the third color is blue. 14. A display device comprising: a plurality of first light-emitting elements that emit light of a first color; a plurality of second light-emitting elements that emit light of a second color; a plurality of third light-emitting elements that emit light of a third color; and a pixel defining layer provided around the first light-emitting elements, the second light-emitting elements, and the third light-emitting elements, wherein a first sub-pixel comprising one of the first light-emitting elements, a second sub-pixel comprising one of the second light-emitting elements, and a third sub-pixel comprising one of the third light-emitting elements constitute a pixel, in the pixel, the first light-emitting element and the second light-emitting element are adjacent to each other in a first direction, and the third light-emitting element is adjacent to the first light-emitting element and the second light-emitting element in a second direction perpendicular to the first direction, each of the first sub-pixel, the second sub-pixel and the third sub-pixel is connected to a data line extended in the first direction and a scan line extended in the second direction, a plurality of openings are defined in the pixel defining layer around the first light-emitting element, the second light-emitting element, and the third light-emitting element of the pixel, the plurality of openings corresponding to a first portion of each of a first pixel electrode of the first light-emitting element, a second pixel electrode of the second light-emitting element, and a third pixel electrode of the third light-emitting element, a first hole overlapping a second portion other than the first portion of the first pixel electrode, a second hole overlapping a second portion other than the first portion of the second pixel electrode, and a third hole overlapping a second portion other than the first portion of the third p

Assignees

Inventors

Classifications

  • Interconnections, e.g. scanning lines · CPC title

  • wherein the TFTs are in active matrices · CPC title

  • Pixel-defining structures or layers, e.g. banks · CPC title

  • characterised by the geometry or disposition of pixel elements · CPC title

  • the pixel elements being capacitors · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12284880B2 cover?
A thin film transistor array substrate having a pixel arrangement structure includes a first sub-pixel for displaying a first color and a second sub-pixel for displaying a second color alternately located in a first column, and a third sub-pixel for displaying a third color in a second column adjacent to the first column, and via holes of the first through third sub-pixels in a same row are at …
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/352. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 22 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).