Semiconductor substrate processing apparatus and semiconductor substrate measuring apparatus using the same

US12165933B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12165933-B2
Application numberUS-202117180343-A
CountryUS
Kind codeB2
Filing dateFeb 19, 2021
Priority dateJul 31, 2020
Publication dateDec 10, 2024
Grant dateDec 10, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor substrate processing apparatus includes: a metastructure layer divided into a plurality of microstructures by grooves, a light-transmitting dielectric substrate that supports the plurality of microstructures and is configured to allow an electromagnetic wave to be transmitted therethrough, and a frame including an exhaust hole configured to receive gas introduced from the grooves such as to provide suction force to the semiconductor substrate, wherein each of the plurality of microstructures has a smaller width than a wavelength of the electromagnetic wave, and each of the grooves has a smaller width than the wavelength of the electromagnetic wave.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor substrate processing apparatus, comprising: a metastructure layer comprising a first surface on which a semiconductor substrate is mounted and a second surface, opposite to the first surface, and the metastructure layer divided into a plurality of microstructures by grooves passing through the first surface and the second surface; a light-transmitting dielectric substrate comprising a third surface that faces the second surface and supports the plurality of microstructures, and a fourth surface, opposite to the third surface, and the light-transmitting dielectric substrate configured to allow an electromagnetic wave incident through the fourth surface to be transmitted to the third surface; and a frame surrounding an external side surface of the metastructure layer and an external side surface of the light-transmitting dielectric substrate, and comprising an exhaust hole disposed in a region corresponding to the external side surface of the light-transmitting dielectric substrate such as to communicate with the grooves, the exhaust hole configured to receive gas introduced from the grooves such as to provide suction force to the semiconductor substrate, wherein each of the plurality of microstructures has a smaller width than a wavelength of the electromagnetic wave, and each of the grooves has a smaller width than the wavelength of the electromagnetic wave. 2. The semiconductor substrate processing apparatus of claim 1 , wherein the metastructure layer comprises at least one from among a metal material and a dielectric material. 3. The semiconductor substrate processing apparatus of claim 1 , wherein a surface area of the first surface of the metastructure layer is larger than a surface area of the semiconductor substrate that is in contact with the first surface. 4. The semiconductor substrate processing apparatus of claim 1 , further comprising a vacuum source connected to the exhaust hole. 5. The semiconductor substrate processing apparatus of claim 1 , wherein the light-transmitting dielectric substrate further comprises a plurality of support portions that protrudes on the third surface such as to correspond to the plurality of microstructures of the metastructure layer. 6. The semiconductor substrate processing apparatus of claim 1 , wherein each of the plurality of microstructures has a shape comprising at least one from among a polygonal pillar shape, a cylindrical shape, and a stripe shape. 7. The semiconductor substrate processing apparatus of claim 1 , wherein the light-transmitting dielectric substrate further comprises: a first light-transmitting dielectric substrate that comprises the third surface; and a second light-transmitting dielectric substrate that comprises the fourth surface. 8. The semiconductor substrate processing apparatus of claim 7 , wherein the first light-transmitting dielectric substrate further comprises air intake holes that communicate with the exhaust hole and are disposed in regions corresponding to the grooves. 9. The semiconductor substrate processing apparatus of claim 1 , wherein the first to fourth surfaces are parallel to each other. 10. A semiconductor substrate processing apparatus, comprising: a light-transmitting dielectric substrate comprising a first surface that is configured to have an electromagnetic wave incident thereon, and a second surface, opposite to the first surface; and a metastructure layer comprising a third surface in contact with the second surface, and a fourth surface opposite to the third surface, and the metastructure layer is divided into a plurality of microstructures by grooves passing through the third surface and the fourth surface, wherein adjacent grooves of the grooves are spaced a part from each other at a distance that is smaller than a wavelength of the electromagnetic wave, and each of the grooves has a width that is smaller than the wavelength of the electromagnetic wave. 11. The semiconductor substrate processing apparatus of claim 10 , further comprising a cover layer covering the plurality of microstructures. 12. The semiconductor substrate processing apparatus of claim 11 , wherein the cover layer is formed of a light-transmitting material. 13. The semiconductor substrate processing apparatus of claim 11 , further comprising a power supply connected to the metastructure layer and configured to apply electrostatic force to the metastructure layer. 14. A semiconductor substrate measuring apparatus, comprising: a transmitter configured to emit an electromagnetic wave; a light-transmitting dielectric substrate comprising a first surface that is disposed such as to have the electromagnetic wave incident thereon, and a second surface opposite to the first surface; a metastructure layer comprising a third surface, in contact with the second surface, and a fourth surface opposite to the third surface that is configured to have a semiconductor substrate mounted thereon, and the metastructure layer is divided into a plurality of microstructures by grooves passing through the third surface and the fourth surface, each of the plurality of microstructures having a smaller width than a size of a wavelength of the electromagnetic wave and spaced apart by a distance smaller than the wavelength of the electromagnetic wave; and a receiver configured to detect the electromagnetic wave after the electromagnetic wave passes through the semiconductor substrate. 15. The semiconductor substrate measuring apparatus of claim 14 , wherein the electromagnetic wave is any one from among visible light, infrared light, a millimeter wave, and a terahertz wave (THz wave). 16. The semiconductor substrate measuring apparatus of claim 14 , further comprising a frame surrounding an external side surface of the metastructure layer and an external side surface of the light-transmitting dielectric substrate, and the frame comprising an exhaust hole disposed in a region corresponding to the external side surface of the light-transmitting dielectric substrate such as to communicate with the grooves, the exhaust hole configured to receive gas introduced from the grooves such as to provide suction force to the semiconductor substrate. 17. The semiconductor substrate measuring apparatus of claim 14 , wherein a surface area of the fourth surface of the metastructure layer is larger than a surface area of the semiconductor substrate that is in contact with the fourth surface. 18. The semiconductor substrate measuring apparatus of claim 14 , further comprising a polarizer disposed between the transmitter and the light-transmitting dielectric substrate and configured to phase-convert the electromagnetic wave emitted from the transmitter to a plane wave with respect to the first surface. 19. The semiconductor substrate measuring apparatus of claim 14 , wherein the transmitter and the receiver are disposed such as to face each other. 20. The semiconductor substrate measuring apparatus of claim 14 , wherein the light-transmitting dielectric substrate further comprises: a first light-transmitting dielectric substrate that comprises the second surface; and a second light-transmitting dielectric substrate that comprises the first surface, and wherein the first light-transmitting dielectric substrate and the second light-transmitting dielectric substrate are formed of a same material.

Assignees

Inventors

Classifications

  • comprising acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection or in-situ thickness measurement · CPC title

  • Structural properties, e.g. testing or measuring thicknesses, line widths, warpage, bond strengths or physical defects · CPC title

  • Structural arrangements therefor · CPC title

  • H10P72/78Primary

    using vacuum or suction, e.g. Bernoulli chucks · CPC title

  • using electrostatic chucks · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12165933B2 cover?
A semiconductor substrate processing apparatus includes: a metastructure layer divided into a plurality of microstructures by grooves, a light-transmitting dielectric substrate that supports the plurality of microstructures and is configured to allow an electromagnetic wave to be transmitted therethrough, and a frame including an exhaust hole configured to receive gas introduced from the groove…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P72/78. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 10 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).