Die attach surface copper layer with protective layer for microelectronic devices

US12074096B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12074096-B2
Application numberUS-202016793887-A
CountryUS
Kind codeB2
Filing dateFeb 18, 2020
Priority dateOct 5, 2017
Publication dateAug 27, 2024
Grant dateAug 27, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A microelectronic device is formed by thinning a substrate of the microelectronic device from a die attach surface of the substrate, and forming a copper-containing layer on the die attach surface of the substrate. A protective metal layer is formed on the copper-containing layer. Subsequently, the copper-containing layer is attached to a package member having a package die mount area. The protective metal layer may optionally be removed prior to attaching the copper-containing layer to the package member. Alternatively, the protective metal layer may be left on the copper-containing layer when the copper-containing layer is attached to the package member. A structure formed by the method is also disclosed.

First claim

Opening claim text (preview).

What is claimed is: 1. A microelectronic device, comprising: a substrate having a component surface and a die attach surface located opposite from the component surface; a wire bond attached to the component surface; a copper containing layer on the die attach surface, wherein the copper containing layer occupies more than 50% surface area of the die attach surface; and a die attach material on the copper containing layer, wherein the copper containing layer is attached to a portion of a lead frame by the die attach material, wherein the copper containing layer is recessed from a lateral perimeter of the die attach surface in its entirety from a bottom view of the microelectronics device. 2. The microelectronic device of claim 1 , wherein the copper containing layer is 5 microns to 10 microns thick. 3. The microelectronic device of claim 1 , further comprising an intermediate layer between the copper containing layer and the die attach surface. 4. The microelectronic device of claim 3 , wherein the intermediate layer includes titanium. 5. The microelectronic device of claim 1 , further comprising a protective metal layer between the copper containing layer and the die attach material, the protective metal layer including at least one metal selected from the group consisting of tin, silver, and nickel. 6. The microelectronic device of claim 1 , wherein the die attach material includes solder. 7. A microelectronic device, comprising: a substrate having a component surface and a die attach surface located opposite from the component surface, the component surface including an I/O pad; a solder ball physically contacting the component surface, the solder ball attached to a lead; a copper containing layer on the die attach surface, wherein the copper containing layer occupies more than 50% surface area of the die attach surface; and a die attach material on the copper containing layer, wherein the copper containing layer is attached to a portion of a lead frame by the die attach material, wherein the copper containing layer is recessed from a lateral perimeter of the die attach surface in its entirety from a bottom view of the microelectronics device. 8. The microelectronic device of claim 7 , wherein the copper containing layer is 5 microns to 10 microns thick. 9. The microelectronic device of claim 7 , further comprising an intermediate layer between the copper containing layer and the die attach surface. 10. The microelectronic device of claim 9 , wherein the intermediate layer includes titanium. 11. The microelectronic device of claim 7 , further comprising a protective metal layer between the copper containing layer and the die attach material, the protective metal layer including at least one metal selected from the group consisting of tin, silver, and nickel. 12. The microelectronic device of claim 7 , wherein the die attach material includes solder.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12074096B2 cover?
A microelectronic device is formed by thinning a substrate of the microelectronic device from a die attach surface of the substrate, and forming a copper-containing layer on the die attach surface of the substrate. A protective metal layer is formed on the copper-containing layer. Subsequently, the copper-containing layer is attached to a package member having a package die mount area. The prot…
Who is the assignee on this patent?
Texas Instruments Inc
What technology area does this patent fall under?
Primary CPC classification H10W70/464. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 27 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).