Systems and methods for reducing vibration of apparatuses

US12000455B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12000455-B2
Application numberUS-202217691805-A
CountryUS
Kind codeB2
Filing dateMar 10, 2022
Priority dateMar 10, 2022
Publication dateJun 4, 2024
Grant dateJun 4, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method that includes measuring vibration levels in a semiconductor manufacturing apparatus, determining one or more sections of the semiconductor manufacturing apparatus that vibrate at levels greater than a predetermined vibration level, and reducing the vibration levels in the one or more sections to be at or within the predetermined vibration level by coupling one or more weights to an external surface of the semiconductor manufacturing apparatus in the one or more sections.

First claim

Opening claim text (preview).

What is claimed is: 1. A method, comprising: measuring vibration levels in semiconductor manufacturing apparatus; determining one or more sections of the semiconductor manufacturing apparatus that vibrate at levels greater than a predetermined vibration level; and reducing the vibration levels in the one or more sections to be at or within the predetermined vibration level by coupling a plurality of weights to an external surface of the semiconductor manufacturing apparatus in the one or more sections, the plurality of weights being coupled to opposite lateral walls of the semiconductor manufacturing apparatus. 2. The method of claim 1 , wherein the plurality of weights are coupled spaced from a ground surface on which the semiconductor manufacturing apparatus is positioned. 3. The method of claim 1 , wherein each weight of the plurality of weights is coupled opposite another weight of the plurality of weights. 4. The method of claim 3 , wherein the opposite lateral walls include external surfaces of the semiconductor manufacturing apparatus and the weights coupled to the opposite lateral walls face toward each other. 5. The method of claim 3 , wherein the weights attached to the opposite lateral walls face away from each other. 6. The method of claim 1 , further comprising increasing an overall weight amount attached to the semiconductor manufacturing apparatus by coupling additional weights to existing weights coupled to the semiconductor manufacturing apparatus. 7. The method of claim 1 , wherein each weight of the plurality of weights has a same weight value. 8. The method of claim 1 , wherein the semiconductor manufacturing apparatus is placed on an anti-vibration platform that is placed on a ground surface, and method includes coupling the plurality of weights between a base of the semiconductor manufacturing apparatus and an upper surface of the anti-vibration platform. 9. The method of claim 8 , wherein the plurality of weights are spaced from the upper surface of the anti-vibration platform and the ground surface. 10. A method, comprising: attaching a first weight to a first external surface of a semiconductor manufacturing apparatus; attaching a second weight to a second external surface of the semiconductor manufacturing apparatus, the second external surface being opposite to the first external surface and the first external surface and the second external surface forming opposite lateral walls of the semiconductor manufacturing apparatus; measuring vibration levels in portions of the semiconductor manufacturing apparatus having the first weight and the second weight; and increasing the first weight and the second weight when the vibration levels are greater than a predetermined level. 11. The method of claim 10 , wherein the first weight is attached exactly opposite the second weight. 12. The method of claim 10 , further comprising: attaching a third weight on the first external surface and a fourth weight on the second external surface to reduce the vibration levels to be less than or equal to the predetermined level. 13. The method of claim 10 , wherein a plurality of weights are attached to the first external surface and the second external surface, the plurality of weights including the first weight and the second weight, and a same number of weights are attached to the first external surface and the second external surface. 14. The method of claim 13 , wherein each weight on the first external surface has a corresponding weight on the second external surface and attached exactly opposite to each other. 15. The method of claim 10 , wherein the first weight and the second weight are attached separated from a ground surface on which the semiconductor manufacturing apparatus is positioned. 16. The method of claim 10 , wherein increasing the first weight and the second weight comprises: coupling additional weights to each of the first weight and the second weight. 17. The method of claim 10 , wherein the first weight and the second weight have a same weight value. 18. Semiconductor manufacturing apparatus, comprising: a first lateral wall; a second lateral wall opposite the first lateral wall, the first lateral wall and the second lateral wall forming external surfaces of the semiconductor manufacturing apparatus; and one or more weights each attached to the external surfaces formed by the first lateral wall and the second lateral wall, wherein the weights are attached on locations on the semiconductor manufacturing apparatus that maximize a reduction in vibrations of the semiconductor manufacturing apparatus at those locations. 19. The semiconductor manufacturing apparatus of claim 18 , wherein each weight is attached separated from a ground surface on which the semiconductor manufacturing apparatus is positioned. 20. The semiconductor manufacturing apparatus of claim 18 , further comprising: one or more additional weights coupled to the one or more weights to increase an overall weight on the semiconductor manufacturing apparatus.

Assignees

Inventors

Classifications

  • Monitoring of warpages, curvatures, damages, defects or the like · CPC title

  • Process monitoring, e.g. flow or thickness monitoring · CPC title

  • characterised by the construction of the processing chambers, e.g. modular processing chambers · CPC title

  • Apparatus for manufacture or treatment · CPC title

  • F16F7/10Primary

    using inertia effect (F16F13/108, F16F13/22, F16F15/10, F16F15/22 take precedence; stabilising vehicle bodies by means of movable masses B62D37/04; protection of buildings against vibrations or shocks by mass dampers E04H9/0215; arrangements or devices for damping mechanical oscillations of power lines H02G7/14) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12000455B2 cover?
A method that includes measuring vibration levels in a semiconductor manufacturing apparatus, determining one or more sections of the semiconductor manufacturing apparatus that vibrate at levels greater than a predetermined vibration level, and reducing the vibration levels in the one or more sections to be at or within the predetermined vibration level by coupling one or more weights to an ext…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification F16F7/10. Mapped technology areas include Mechanical Engineering.
When was this patent published?
Publication date Tue Jun 04 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).