Amplifier modules with power transistor die and peripheral ground connections

US11990384B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11990384-B2
Application numberUS-202016852064-A
CountryUS
Kind codeB2
Filing dateApr 17, 2020
Priority dateApr 17, 2020
Publication dateMay 21, 2024
Grant dateMay 21, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A power amplifier module includes a module substrate, a power transistor die, and a heat spreader. The module substrate has first, second, and third module pads exposed at a mounting surface. The power transistor die has an input/output surface that faces the mounting surface, an opposed ground surface, an input pad electrically coupled to the first module pad, an output pad electrically coupled to the second module pad, and an integrated power transistor. In an embodiment, the power transistor is a field effect transistor with a gate terminal coupled to the input pad, a drain terminal coupled to the output pad, and a source terminal coupled to the ground surface. The heat spreader has a thermal contact surface that is physically and electrically coupled to the ground surface of the power transistor die. An electrical ground contact structure is connected between the thermal contact surface and the third module pad.

First claim

Opening claim text (preview).

What is claimed is: 1. A power amplifier module comprising: a module substrate with a mounting surface, a first module pad exposed at the mounting surface, a second module pad exposed at the mounting surface, and a third module pad exposed at the mounting surface; a first power transistor die with an input/output (I/O) surface, a ground surface opposite the I/O surface, an input pad exposed at the I/O surface, an output pad exposed at the I/O surface, and an integrated power transistor with a control terminal electrically coupled to the input pad, a first current-carrying terminal electrically coupled to the output pad, and a second current-carrying terminal electrically coupled to the ground surface, wherein the first power transistor die is coupled to the module substrate with the I/O surface facing the mounting surface, the input pad electrically coupled to the first module pad, and the output pad electrically coupled to the second module pad; a first heat spreader with a first thermal contact surface, a second thermal contact surface, and sidewalls extending between the first and second thermal contact surfaces, wherein the first thermal contact surface includes an interior area and a peripheral area that extends parallel to the interior area between the interior area and a first sidewall of the sidewalls; a patterned mask layer on the first thermal contact surface that includes an interior opening that exposes the interior area of the first thermal contact surface, and a peripheral opening that exposes the peripheral area of the first thermal contact surface, wherein the interior area is physically and electrically coupled through the interior opening to the ground surface of the first power transistor die; and an electrical ground contact structure connected through the peripheral opening to the peripheral area of the first thermal contact surface, and also connected to the third module pad of the module substrate. 2. The power amplifier module of claim 1 , wherein the module substrate further comprises: an input signal contact electrically coupled to the first module pad; an output signal contact electrically coupled to the second module pad; and a system ground contact electrically coupled to the third module pad. 3. The power amplifier module of claim 1 , further comprising: an input contact structure connected between the input pad of the first power transistor die and the first module pad; and an output contact structure connected between the output pad of the first power transistor die and the second module pad. 4. The power amplifier module of claim 3 , wherein the input contact structure and the output contact structure each include one or more components selected from a conductive pillar and solder. 5. The power amplifier module of claim 1 , wherein the electrical ground contact structure comprises one or more components selected from a conductive pillar and solder. 6. The power amplifier module of claim 1 , wherein the first heat spreader comprises a thermally- and electrically-conductive material selected from copper or another bulk conductive material. 7. The power amplifier module of claim 1 , wherein the integrated power transistor is a field effect transistor, the control terminal is a gate terminal of the field effect transistor, the first current-carrying terminal is a drain terminal of the field effect transistor, and the second current-carrying terminal is a source terminal of the field effect transistor. 8. The power amplifier module of claim 1 , wherein the first power transistor die comprises: a semiconductor substrate with a first surface and a second surface opposite the first surface, wherein the second surface of the semiconductor substrate corresponds to the ground surface of the first power transistor die; and a build-up structure formed on the first surface of the semiconductor substrate, wherein an exposed surface of the build-up structure corresponds to the I/O surface of the first power transistor die. 9. The power amplifier module of claim 8 , wherein the first power transistor die further comprises: a conductive layer on the second surface of the semiconductor substrate; and a plurality of through substrate vias, wherein each of the through substrate vias extend from the first surface of the semiconductor substrate to the second surface of the semiconductor substrate, and wherein the second current-carrying terminal of the integrated power transistor is electrically coupled to the conductive layer through the plurality of through substrate vias. 10. The power amplifier module of claim 1 , further comprising: encapsulant material covering the mounting surface of the module substrate, the first power transistor die, and sidewalls of the first heat spreader. 11. The power amplifier module of claim 10 , wherein: a surface of the encapsulant material is co-planar with the second thermal contact surface. 12. The power amplifier module of claim 11 , further comprising: a heat dissipation structure coupled to the second thermal contact surface. 13. The power amplifier module of claim 1 , further comprising: a second power transistor die coupled to the mounting surface; and a second heat spreader that is physically and electrically coupled to the second power transistor die, wherein the first power transistor die corresponds to a main amplifier of a Doherty power amplifier, and the second power transistor die corresponds to a peaking amplifier of the Doherty power amplifier.

Assignees

Inventors

Classifications

  • Encapsulations, e.g. protective coatings · CPC title

  • of die-attach connectors · CPC title

  • Bump connectors and die-attach connectors · CPC title

  • Top-view layouts, e.g. mirror arrays · CPC title

  • Plan-view shape, i.e. in top view · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11990384B2 cover?
A power amplifier module includes a module substrate, a power transistor die, and a heat spreader. The module substrate has first, second, and third module pads exposed at a mounting surface. The power transistor die has an input/output surface that faces the mounting surface, an opposed ground surface, an input pad electrically coupled to the first module pad, an output pad electrically couple…
Who is the assignee on this patent?
Nxp Usa Inc
What technology area does this patent fall under?
Primary CPC classification H10W70/023. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 21 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).