Display device

US11967276B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11967276-B2
Application numberUS-202117224203-A
CountryUS
Kind codeB2
Filing dateApr 7, 2021
Priority dateNov 14, 2017
Publication dateApr 23, 2024
Grant dateApr 23, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device includes: a display panel including a first pixel, a second pixel adjacent to one side of the first pixel, and a third pixel adjacent to the other side of the first pixel; a first scan driver supplying a first signal to the first to third pixels through a first scan line; a second scan driver supplying a second scan signal to the second and third pixels through a second scan line when a first time elapses after the supply of the first scan signal is started; a data driver supplying a data voltage to a plurality of output lines; and a data divider selectively supplying the data voltage to data lines respectively coupled to the first to third pixels. Each of the second and third pixels includes a switching transistor controlled by the second scan signal.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device comprising: a display panel including a first pixel, a second pixel adjacent to one side of the first pixel in a first direction, and a third pixel adjacent to the other side of the first pixel in the first direction; a first scan driver supplying a first scan signal to switching transistor of the first to third pixels through a first scan line, each of the switching transistors being connected to a corresponding data line, respectively; a second scan driver supplying a second scan signal to the second pixel through a second scan line when a first time elapses after the supply of the first scan signal is started, the second scan driver not supplying the second scan signal to the first pixel and the third pixel; a third scan driver supplying a third scan signal to the third pixel through a third scan line after a second time elapses after the supply of the second scan signal is started, the third scan driver not supplying the third scan signal to the first pixel and the second pixel; a data driver supplying data voltages to a plurality of output lines; an emission driver supplying an emission control signal to the first to third pixels through an emission control line; and a data divider selectively supplying the data voltages to data lines respectively coupled to the first to third pixels. 2. The display device of claim 1 , wherein the first scan signal has a first width, the second scan signal has a second width smaller than the first width, and the third scan signal has a third width smaller than the second width. 3. The display device of claim 2 , wherein the data divider selectively supplies the data voltages to the data lines in response to a first selection signal for selecting a data line coupled to the first pixel and a second selection signal for selecting a data line coupled to at least one of the second pixel and the third pixel. 4. The display device of claim 3 , wherein at least a portion of an enabling period of the first scan signal overlaps with at least a portion of an enabling period of the first selection signal and the second selection signal, and wherein at least a portion of an enabling period of the second scan signal and at least a portion of an enabling period of the third scan signal overlap with at least a portion of an enabling period of the second selection signal. 5. The display device of claim 2 , wherein the data divider selectively supplies the data voltages to the data lines in response to a first selection signal for selecting a data line coupled to the first pixel, a second selection signal for selecting a data line coupled to the second pixel, and a third selection signal for selecting the data line coupled to the third pixel. 6. The display device of claim 5 , wherein at least a portion of an enabling period of the first scan signal overlaps with at least a portion of an enabling period of the first selection signal, the second selection signal, and the third selection signal, wherein at least a portion of the second scan signal overlaps with at least a portion of an enabling period of the second selection signal and the third selection signal, and wherein at least a portion of an enabling period of the third scan signal overlaps with at least a portion of the third selection signal. 7. A display device comprising: a display panel including a first pixel, a second pixel adjacent to one side of the first pixel in a first direction, and a third pixel adjacent to the other side of the first pixel in the first direction; a first scan driver configured to supply a first scan signal to the first to third pixels through a first scan line; a second scan driver configured to supply a second scan signal to the second pixel through a second scan line when a first time elapses after the supply of the first scan signal is started; a third scan driver configured to supply a third scan signal to the third pixel through a third scan line after a second time elapses after the supply of the second scan signal is started; a data driver configured to supply data voltages to a plurality of output lines; and a data divider configured to selectively supply the data voltages corresponding to the first to third pixels to data lines respectively coupled to the first to third pixels, wherein the second pixel includes a first switching transistor controlled by the second scan signal, wherein the third pixel includes a second switching transistor controlled by the third scan signal, wherein each of the first switching transistor and the second switching transistor is coupled in series to a scan transistor controlled by the first scan signal, and transfers a data voltage to the scan transistor.

Assignees

Inventors

Classifications

  • G09G3/3233Primary

    with pixel circuitry controlling the current through the light-emitting element · CPC title

  • G09G3/20Primary

    for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title

  • Details of drivers for scan electrodes · CPC title

  • Details of drivers for data electrodes · CPC title

  • Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11967276B2 cover?
A display device includes: a display panel including a first pixel, a second pixel adjacent to one side of the first pixel, and a third pixel adjacent to the other side of the first pixel; a first scan driver supplying a first signal to the first to third pixels through a first scan line; a second scan driver supplying a second scan signal to the second and third pixels through a second scan li…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3233. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 23 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).