Storing highly read data at low impact read disturb pages of a memory device

US11762767B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11762767-B2
Application numberUS-202117302064-A
CountryUS
Kind codeB2
Filing dateApr 22, 2021
Priority dateApr 22, 2021
Publication dateSep 19, 2023
Grant dateSep 19, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A highly read data manager of a memory device receives a request to perform receives a request to perform a data relocation operation on a first wordline of a plurality of wordlines for a memory device, the memory device comprising a plurality of multi-level memory cells, wherein each multi-level memory cell comprises a plurality of pages; determines at the first wordline comprises data stored at one or more high read disturb pages of the plurality of pages; determines whether the data comprises a characteristic that satisfies a threshold criterion in relation to additional data stored on additional wordlines of the plurality of wordlines; responsive to determining that the data comprises the characteristic that satisfies the threshold criterion, identifies one or more low read disturb pages of the plurality of pages of a target wordline for relocating the data; and responsive to identifying the one or more low read disturb pages of the target wordline, stores at least a portion of the data at the one or more low read disturb pages of the target wordline.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprising: receiving, by a processing device, a request to perform a data relocation operation on a first wordline of a plurality of wordlines for a memory device, the memory device comprising a plurality of multi-level memory cells, wherein each multi-level memory cell comprises a plurality of pages; determining that the first wordline comprises data stored at one or more high read disturb pages of the plurality of pages; determining whether the data comprises a characteristic that satisfies a threshold criterion in relation to additional data stored on additional wordlines of the plurality of wordlines; responsive to determining that the data comprises the characteristic that satisfies the threshold criterion, identifying a target wordline in a non-empty target data block for relocating the data; determining whether any wordline adjacent to the target wordline has a bit error rate that exceeds a corresponding threshold; and responsive to determining that there are no wordlines adjacent to the target wordline having a bit error rate that exceeds the corresponding threshold, storing at least a portion of the data at one or more low read disturb pages of the target wordline. 2. The method of claim 1 , wherein the data relocation operation comprises at least one of a garbage collection operation or a folding operation. 3. The method of claim 1 , wherein the one or more high read disturb pages have suffered more read disturb than the one or more low read disturb pages. 4. The method of claim 1 , wherein determining whether the data comprises the first characteristic that satisfies the threshold criterion comprises: identifying a second wordline of the plurality of wordlines, wherein the second wordline is adjacent to the first wordline; and identifying a third wordline of the plurality of wordlines, wherein the third wordline is adjacent to the first wordline, and wherein the first wordline is between the second wordline and the third wordline. 5. The method of claim 4 , further comprising: determining a first bit error rate associated with at least a portion of the memory cells of the first wordline; determining a second bit error rate associated with at least a portion of the memory cells of the second wordline; determining a third bit error rate associated with at least a portion of the memory cells of the third wordline; determining whether the second bit error rate and the third bit error rate satisfy a threshold criterion associated with a high read disturb condition; responsive to determining that the second bit error rate and the third bit error rate satisfy the threshold criterion, determining whether the first bit error rate satisfies the threshold criterion; and responsive to determining that the first bit error rate does not satisfy the threshold criterion, determining that the first wordline comprises data with the characteristic. 6. The method of claim 1 , whether the data comprises the characteristic that satisfies the threshold criterion comprises: determining a read count associated with the first wordline, wherein the read count comprises an indication of a number of host read operations performed on the memory cells of the first wordline; determining whether the read count satisfies a read threshold criterion associated with a highly read data condition; and responsive to determining that the read count satisfies the read threshold criterion, determining that the first wordline comprises data with the characteristic. 7. The method of claim 1 , further comprising: identifying one or more additional low read disturb pages of an additional target wordline; and storing an additional portion of the data at the one or more additional low read disturb pages of the additional target wordline. 8. The method of claim 1 , further comprising: identifying a second target wordline, wherein the second target wordline is adjacent to the target wordline; determining a bit error rate associated with at least a portion of the memory cells of the second target wordline; determining whether the bit error rate satisfies a threshold criterion associated with a high error rate condition; and responsive to determining that the bit error rate satisfies the threshold criterion, identifying one or more additional low read disturb pages of an additional target wordline for relocating the data, wherein the additional target wordline is not adjacent to the second target wordline. 9. A method comprising: receiving, by a processing device, a request to write data to a memory device, wherein the request comprises an indication that the data has a characteristic, wherein the memory device comprises a plurality of multi-level memory cells, and wherein each multi-level memory cell comprises a plurality of pages; identifying, by the processing device, a target wordline of a plurality of wordlines in a non-empty target data block of the memory device in view of the characteristic; determining, whether any wordline adjacent to the target wordline has a bit error rate that exceeds a corresponding threshold; responsive to determining that there are no wordlines adjacent to the target wordline having a bit error rate that exceeds the corresponding threshold, selecting one or more low read disturb pages of the plurality of pages of the target wordline; and storing at least a portion of the data at the one or more low read disturb pages of the target wordline. 10. The method of claim 9 , wherein the one or more low read disturb pages have suffered less read disturb than one or more high read disturb pages of the plurality of pages. 11. The method of claim 9 , wherein identifying the target wordline comprises: identifying a first wordline of the plurality of wordlines; determining a first bit error rate associated with at least a portion of the memory cells of the first wordline; determining whether the first bit error rate satisfies a threshold criterion associated with a high error rate condition; and responsive to determining that the bit error rate does not satisfy the threshold criterion, selecting the first wordline as the target wordline for storing the data. 12. The method of claim 11 , further comprising: identifying a second wordline of the plurality of wordlines, wherein the second wordline is adjacent to the first wordline; determining a second bit error rate associated with at least a portion of the memory cells of the second wordline; determining whether the second bit error rate satisfies the threshold criterion; and responsive to determining that the second bit error rate satisfies the threshold criterion, identifying an additional target wordline for storing the data, wherein the additional wordline is not adjacent to the second wordline. 13. The method of claim 9 , further comprising: identifying one or more additional low read disturb pages of an additional target wordline; and storing an additional portion of the data at the one or more additional low read disturb pages of the additional target wordline. 14. A system comprising: a memory device; and a processing device, operatively coupled with the memory device to perform operations comprising: receiving, by a processing device, a request to perform a data relocation operation on a first wordline of a plurality of wordlines for a memory device, the memory device comprising a plurality of multi-level memory cells, wherein each multi-level memory cell comprises a plurality of pages; determining that the first wordline comprises data stored at one or more high read disturb pages of the plurality of pages;

Assignees

Inventors

Classifications

  • G11C16/26Primary

    Sensing or reading circuits; Data output circuits · CPC title

  • Circuits or methods to evaluate read or write disturbance in nonvolatile memory, without steps to mitigate the problem · CPC title

  • Incremental or concurrent garbage collection, e.g. in real-time systems (G06F12/0261 takes precedence) · CPC title

  • Circuits or methods to prevent or reduce disturbance of the state of a memory cell when neighbouring cells are read or written · CPC title

  • comprising cells having several storage transistors connected in series · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11762767B2 cover?
A highly read data manager of a memory device receives a request to perform receives a request to perform a data relocation operation on a first wordline of a plurality of wordlines for a memory device, the memory device comprising a plurality of multi-level memory cells, wherein each multi-level memory cell comprises a plurality of pages; determines at the first wordline comprises data stored …
Who is the assignee on this patent?
Micron Technology Inc
What technology area does this patent fall under?
Primary CPC classification G11C16/26. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 19 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).