Multilayer electronic component and method of manufacturing the same
US-10770232-B2 · Sep 8, 2020 · US
US11749459B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11749459-B2 |
| Application number | US-202117307395-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 4, 2021 |
| Priority date | Nov 27, 2020 |
| Publication date | Sep 5, 2023 |
| Grant date | Sep 5, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A multilayer capacitor includes a body including a stack structure in which a plurality of dielectric layers are stacked and a plurality of internal electrodes are stacked with the dielectric layers interposed therebetween, external electrodes disposed on an external surface of the body to be connected to the internal electrodes, and including a first electrode layer disposed on a first surface of the body to which the internal electrodes are exposed, and a second electrode layer covering the first electrode layer, a first insulating coating layer disposed between the first and second electrode layers and having a discontinuous region, and a second insulating coating layer having a discontinuous region to cover at least a portion of a surface of the body. The second insulating coating layer is exposed from the external electrodes.
Opening claim text (preview).
What is claimed is: 1. A multilayer capacitor comprising: a body including a stack structure in which a plurality of dielectric layers are stacked and first and second internal electrodes are stacked with one of the plurality of dielectric layers interposed therebetween; a first external electrode connected to the first internal electrodes, and including a first electrode layer disposed on a first surface of the body which the first internal electrodes contact with, and a second electrode layer including a first plating layer covering the first electrode layer; a second external electrode connected to the second internal electrodes, and including a third electrode layer disposed on a second surface of the body which the second internal electrodes contact with, and a fourth electrode layer including a second plating layer covering the third electrode layer; a first insulating coating layer disposed between the first and second electrode layers and between the third and fourth electrode layers, and having a first discontinuous region through which the first plating layer is contact with the first electrode layer or through which the second plating layer is contact with third electrode layer; and a second insulating coating layer disposed on the body and having a second discontinuous region, the second insulating coating layer exposed from the first and second external electrodes, wherein one of the first and second insulating coating layers includes an F-based polymer. 2. The multilayer capacitor of claim 1 , wherein a surface of the first electrode layer has a groove, and the first insulating coating layer is disposed in the groove in the first electrode layer. 3. The multilayer capacitor of claim 2 , wherein a region filling the groove in the first electrode layer in the first insulating coating layer is disposed on an inner wall of the groove in the first electrode layer. 4. The multilayer capacitor of claim 1 , wherein the first electrode layer is a sintered electrode. 5. The multilayer capacitor of claim 1 , wherein a surface of the body has a groove, and the second insulating coating layer is disposed in the groove. 6. The multilayer capacitor of claim 5 , wherein a region filling the groove in the body in the second insulating coating layer is disposed on an inner wall of the groove in the body. 7. The multilayer capacitor of claim 1 , wherein the first and second insulating coating layers are connected to each other. 8. The multilayer capacitor of claim 1 , wherein the first and second insulating coating layers include the same material. 9. The multilayer capacitor of claim 1 , wherein the second electrode layer or the fourth electrode layer covers a portion of the second insulating coating layer. 10. The multilayer capacitor of claim 1 , wherein another of the first and second insulating coating layers also includes the F-based polymer. 11. The multilayer capacitor of claim 1 , wherein an area occupied by the first discontinuous region in the first insulating coating layer is greater than 90% of an area of the first insulating coating layer including the first discontinuous region. 12. The multilayer capacitor of claim 1 , wherein an area occupied by the second discontinuous region in the second insulating coating layer is greater than 70% of an area of the second insulating coating layer including the second discontinuous region. 13. The multilayer capacitor of claim 1 , wherein an area ratio of an area of the first discontinuous region to an area of the first insulating coating layer including the first discontinuous region is different from an area ratio of an area of the second discontinuous region to an area of the second insulating coating layer including the second discontinuous region. 14. The multilayer capacitor of claim 13 , wherein the area ratio of the area of the first discontinuous region to the area of the first insulating coating layer including the first discontinuous region is higher than the area ratio of the area of the second discontinuous region to the area of the second insulating coating layer including the second discontinuous region. 15. The multilayer capacitor of claim 1 , wherein a thickness of the first insulating coating layer is 2 μm or less. 16. The multilayer capacitor of claim 1 , wherein a thickness of the second insulating coating layer is 2 μm or less. 17. The multilayer capacitor of claim 1 , wherein the second electrode layer or the fourth electrode layer is disposed in the discontinuous region of the first insulating coating layer. 18. A multilayer capacitor comprising: a body including a stack structure in which a plurality of dielectric layers are stacked and first and second internal electrodes are stacked with one of the plurality of dielectric layers interposed therebetween; a first external electrode connected to the first internal electrodes, and including a first electrode layer disposed on a first surface of the body which the first internal electrodes contact with, and a second electrode layer covering the first electrode layer; a second external electrode connected to the second internal electrodes, and including a third electrode layer disposed on a second surface of the body which the second internal electrodes contact with, and a fourth electrode layer covering the third electrode layer; a first insulating coating layer disposed between the first and second electrode layers and between the third and fourth electrode layers, and having a first discontinuous region; and a second insulating coating layer disposed on the body and having a second discontinuous region, the second insulating coating layer exposed from the first and second external electrodes, wherein an area ratio of an area of the first discontinuous region to an area of the first insulating coating layer including the first discontinuous region is different from an area ratio of an area of the second discontinuous region to an area of the second insulating coating layer including the second discontinuous region. 19. A multilayer capacitor comprising: a body including a stack structure in which a plurality of dielectric layers are stacked and first and second internal electrodes are stacked with one of the plurality of dielectric layers interposed therebetween; a first external electrode connected to the first internal electrodes, and including a first electrode layer disposed on a first surface of the body which the first internal electrodes contact with, and a second electrode layer covering the first electrode layer; a second external electrode connected to the second internal electrodes, and including a third electrode layer disposed on a second surface of the body which the second internal electrodes contact with, and a fourth electrode layer covering the third electrode layer; a first insulating coating layer disposed between the first and second electrode layers and between the third and fourth electrode layers, and having a first discontinuous region; and a second insulating coating layer disposed on the body and having a second discontinuous region, the second insulating coating layer exposed from the first and second external electrodes, wherein an area occupied by the second discontinuous region in the second insulating coating layer is greater than 70% of an area of the second insulating coating layer including the second discontinuous region. 20. The multilayer capacitor of claim 19 , wherein a thickness of the second insulating coating layer is 2 μm or less.
Stacked capacitors (H01G4/33 takes precedence) · CPC title
Form of non-self-supporting electrodes · CPC title
Organic dielectrics · CPC title
the terminals embracing or surrounding the capacitive element, e.g. caps (H01G4/252 takes precedence) · CPC title
electrically connecting two or more layers of a stacked or rolled capacitor · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.