Multi-chip packages and sinterable paste for use with thermal interface materials

US11404349B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11404349-B2
Application numberUS-201616343703-A
CountryUS
Kind codeB2
Filing dateDec 7, 2016
Priority dateDec 7, 2016
Publication dateAug 2, 2022
Grant dateAug 2, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In some embodiments a semiconductor die package includes a package substrate, a plurality of dies each attached to the package substrate, a layer of a thermally conducting sintered paste over the top of each die, a layer of flexible polymer thermal interface material over the sintered paste, and a heat spreader over and thermally connected to the polymer thermal interface material.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor die package comprising: a package substrate; a plurality of dies each attached to the package substrate, the plurality of dies comprising a first die having a first thickness and a second die having a second thickness, the second thickness less than the first thickness; a first layer of thermally conducting sintered paste over the top of the first die, the first layer of thermally conducting sintered paste having a thickness; a second layer of thermally conducting sintered paste over the top of the second die, the second layer of thermally conducting sintered paste having a thickness greater than the thickness of the first layer of thermally conducting sintered paste over the top of the first die; a first layer of flexible polymer thermal interface material over the first layer of thermally conducting sintered paste, the first layer of flexible polymer thermal interface material in direct contact with the first layer of the thermally conducting sintered paste; a second layer of flexible polymer thermal interface material over the second layer of thermally conducting sintered paste, the second layer of flexible polymer thermal interface material in direct contact with the second layer of the thermally conducting sintered paste; and a heat spreader over and thermally connected to the first and second layers of polymer thermal interface material. 2. The package of claim 1 , further comprising a lid over the heat spreader. 3. The package of claim 1 , wherein each of the first and second layers of thermally conducting sintered paste has a thermal conductivity greater than 15 W/mK. 4. The package of claim 1 , wherein each of the first and second layers of thermally conducting sintered paste comprises over 50% by weight of a metal filler and a solder alloy to cause the metal filler to sinter. 5. The package of claim 1 , wherein each of the first and second layers of thermally conducting sintered paste comprises an organic binder. 6. The package of claim 1 , wherein each of the first and second layers of thermally conducting sintered paste has a slump no greater than 20% before sintering. 7. The package of claim 1 , wherein the first and second layers of thermally conducting sintered paste have co-planar uppermost surfaces. 8. The package of claim 1 , wherein the first and second layers of polymer thermal interface material have a same thickness. 9. The package of claim 1 , wherein the first layer of polymer thermal interface material is further along sidewalls of the first layer of thermally conducting sintered paste. 10. The package of claim 1 , wherein the second layer of polymer thermal interface material is further along sidewalls of the second layer of thermally conducting sintered paste. 11. The package of claim 1 , wherein the first layer of polymer thermal interface material is further along sidewalls of the first layer of thermally conducting sintered paste, and wherein the second layer of polymer thermal interface material is further along sidewalls of the second layer of thermally conducting sintered paste.

Assignees

Inventors

Classifications

  • Bump connectors and die-attach connectors · CPC title

  • Package configurations · CPC title

  • Fillings or auxiliary members in containers or in encapsulations for thermal protection or control · CPC title

  • characterised by their shape, e.g. having conical or cylindrical projections · CPC title

  • H10W40/258Primary

    Metallic materials (H10W40/254, H10W40/257, H10W40/255, H10W40/251, H10W40/253 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11404349B2 cover?
In some embodiments a semiconductor die package includes a package substrate, a plurality of dies each attached to the package substrate, a layer of a thermally conducting sintered paste over the top of each die, a layer of flexible polymer thermal interface material over the sintered paste, and a heat spreader over and thermally connected to the polymer thermal interface material.
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H10W40/258. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 02 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).