Method of processing a silicon carbide containing crystalline substrate, silicon carbide chip, and processing chamber

US11077525B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11077525-B2
Application numberUS-201916374265-A
CountryUS
Kind codeB2
Filing dateApr 3, 2019
Priority dateApr 4, 2018
Publication dateAug 3, 2021
Grant dateAug 3, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of processing silicon carbide containing crystalline substrate is provided. The method includes pyrolyzing a surface of the silicon carbide containing crystalline substrate to produce a silicon and carbon containing debris layer over the silicon carbide containing crystalline substrate, and removing the silicon and carbon containing debris layer, wherein the pyrolyzing and the removing is repeated at least once.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of processing silicon carbide containing crystalline substrate, the method comprising: pyrolyzing a surface of the silicon carbide containing crystalline substrate to produce a silicon and carbon containing debris layer over the silicon carbide containing crystalline substrate; and removing the silicon and carbon containing debris layer, wherein the pyrolyzing and the removing is repeated at least once. 2. The method of claim 1 , wherein the pyrolyzing comprises supplying energy to the surface. 3. The method of claim 2 , wherein the energy is supplied to the surface with an intensity in a range from about 1 J/cm 2 to less than 10 J/cm 2 . 4. The method of claim 2 , wherein the energy is supplied to the surface using at least one energy supply device. 5. The method of claim 4 , wherein supplying energy to the surface comprises moving the at least one energy supply device relative to the silicon carbide containing crystalline substrate or vice-versa. 6. The method of claim 5 , wherein moving the at least one energy supply device comprises a combination of scanning and stepping the at least one energy supply device across the silicon carbide containing crystalline substrate, such that the pyrolyzed surface comprises one or more areas of pyrolyzed silicon carbide adjacent to unpyrolyzed areas of silicon carbide. 7. The method of claim 6 , wherein the silicon carbide containing crystalline substrate is a silicon carbide wafer comprising a plurality of chips, and wherein the one or more areas of pyrolyzed silicon carbide are located in predefined separation regions between the plurality of chips. 8. The method of claim 1 , wherein the repeating at least once comprises repeating the pyrolyzing and the removing until an opening formed in the silicon carbide containing crystalline substrate by the pyrolyzing and the removing extends completely through the silicon carbide containing crystalline substrate. 9. The method of claim 1 , wherein the pyrolyzing comprises irradiating the surface with laser light. 10. The method of claim 1 , wherein the pyrolyzing comprises micro-spark eroding the surface. 11. The method of claim 10 , wherein micro-spark eroding the surface comprises arranging at least one wire above the surface. 12. The method of claim 10 , wherein micro-spark eroding the surface comprises arranging a plurality of wires above the surface. 13. The method of claim 12 , wherein the plurality of wires are arranged as a grid. 14. The method of claim 12 , wherein the silicon carbide containing crystalline substrate is a silicon carbide wafer comprising a plurality of chips, and wherein the plurality of wires is arranged above predefined separation regions between the plurality of chips. 15. The method of claim 1 , wherein removing the silicon and carbon containing debris layer comprises etching with an etchant suitable for removing the silicon and carbon containing debris layer. 16. The method of claim 15 , wherein the etching comprises plasma etching or wet etching. 17. The method of claim 16 , wherein the etchant comprises Ar, O 2 , and SF 6 . 18. The method of claim 1 , wherein the silicon carbide containing crystalline substrate is a silicon carbide wafer comprising a plurality of chips, the wafer having a front side comprising active areas of the plurality of chips, and a back side opposite the front side. 19. The method of claim 18 , further comprising: mounting the silicon carbide wafer on a carrier with the front side facing the carrier, wherein pyrolyzing the surface and the removing the silicon and carbon containing debris layer are performed on the back side of the wafer. 20. The method of claim 18 , further comprising: mounting the silicon carbide wafer on a carrier with the back side facing the carrier, wherein pyrolyzing the surface and the removing the silicon and carbon containing debris layer are performed on the front side of the wafer. 21. The method of claim 1 , further comprising: arranging a structured mask layer over the silicon carbide containing crystalline substrate, the structured mask layer being configured to mask at least one region of the silicon carbide containing crystalline substrate from an etchant used to remove the silicon and carbon containing debris layer. 22. The method of claim 21 , wherein arranging the structured mask layer comprises arranging an unstructured mask layer over the silicon carbide containing crystalline substrate and structuring the unstructured mask layer using a laser, wherein the laser is further used for the pyrolyzing of the surface. 23. The method of claim 1 , wherein pyrolyzing the surface and the removing the silicon and carbon containing debris layer are performed in a common process chamber. 24. The method of claim 1 , wherein the pyrolyzing is configured to produce the silicon and carbon containing debris layer with a thickness of between 1 μm and 10 μm. 25. A processing chamber, comprising: an energy supply device configured to pyrolyze a surface of a silicon carbide containing crystalline substrate to produce a silicon and carbon containing debris layer over the silicon carbide containing crystalline substrate; and a removing device configured to remove the silicon and carbon containing debris layer, wherein the processing chamber is further configured to repeat the pyrolyzing and the removing at least once. 26. The processing chamber of claim 25 , wherein the processing chamber is further configured to have the silicon carbide containing crystalline substrate remain in the processing chamber between the pyrolyzing and the removing. 27. The processing chamber of claim 25 , wherein the removing device is an etching device. 28. The processing chamber of claim 25 , wherein the energy supply device comprises at least one laser or a micro-spark erosion device. 29. The processing chamber of claim 25 , further comprising a moveable substrate support structure configured to move the silicon carbide containing crystalline substrate from a position for the pyrolyzing to a position for the etching and vice-versa. 30. The processing chamber of claim 29 , wherein the moveable substrate support structure is further configured to move the silicon carbide containing crystalline substrate during the pyrolyzing in order to scan the energy supply device across the silicon carbide containing crystalline substrate. 31. A silicon carbide chip, comprising: a first main surface; a second main surface opposite the first main surface; and a side surface connecting the first main surface and the second main surface, wherein the side surface is essentially orthogonal to the first main surface and/or to the second main surface, wherein at least a portion of the side surface has an undulating shape in a direction from the first main surface to the second main surface.

Assignees

Inventors

Classifications

  • for drying etching · CPC title

  • of Group IV materials · CPC title

  • Cutting or separating of wafers, substrates or parts of devices · CPC title

  • characterised by a movable susceptor, stage or support, others than those only rotating on their own vertical axis, e.g. susceptors on a rotating carrousel · CPC title

  • using mainly spraying means, e.g. nozzles · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11077525B2 cover?
A method of processing silicon carbide containing crystalline substrate is provided. The method includes pyrolyzing a surface of the silicon carbide containing crystalline substrate to produce a silicon and carbon containing debris layer over the silicon carbide containing crystalline substrate, and removing the silicon and carbon containing debris layer, wherein the pyrolyzing and the removing…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H10P72/0462. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 03 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).