Method of depositing charge trapping polycrystalline silicon films on silicon substrates with controllable film stress
US-2018233400-A1 · Aug 16, 2018 · US
US11056381B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11056381-B2 |
| Application number | US-201615754003-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 22, 2016 |
| Priority date | Sep 28, 2015 |
| Publication date | Jul 6, 2021 |
| Grant date | Jul 6, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for producing a bonded SOI wafer by bonding a bond wafer and a base wafer, each being formed of a silicon single crystal, together with a silicon oxide film placed therebetween, the method including: preparing, as the base wafer, a silicon single crystal wafer whose resistivity is 100 Ω·cm or more and initial interstitial oxygen concentration is 10 ppma or less; forming, on the front surface of the base wafer, a silicon oxide film by performing, on the base wafer, heat treatment in an oxidizing atmosphere at a temperature of 700° C. or higher and 1000° C. or lower for 5 hours or more; bonding the base wafer and the bond wafer together with the silicon oxide film placed therebetween; and thinning the bonded bond wafer to form an SOI layer.
Opening claim text (preview).
The invention claimed is: 1. A method for producing a bonded SOI wafer by bonding a bond wafer and a base wafer, each being formed of a silicon single crystal, together with a silicon oxide film placed therebetween, comprising: preparing, as the base wafer, a silicon single crystal wafer whose resistivity is 100 Ω·cm or more, initial interstitial oxygen concentration is 10 ppma or less, and nitrogen concentration is 1×10 13 to 1×10 15 atoms/cm 3 ; forming, on a front surface of the base wafer, a silicon oxide film for a BOX film whose thickness is 1 μm or more by performing, on the base wafer, heat treatment in an oxidizing atmosphere at a temperature of 700° C. or higher and 1000° C. or lower for 5 hours or more, the heat treatment doubling as annihilation of NO donors associated with nitrogen doping; bonding the base wafer and the bond wafer together with the silicon oxide film placed therebetween; and thinning the bonded bond wafer to form an SOI layer. 2. The method according to claim 1 , wherein the resistivity is 1000 Ω·cm or more. 3. The method according to claim 1 , wherein the resistivity is 3000 Ω·cm or more. 4. The method according to claim 1 , wherein the resistivity is 7500 Ω·cm or more. 5. The method according to claim 1 , wherein the nitrogen concentration is 8×10 13 to 1×10 15 atoms/cm 3 . 6. The method according to claim 1 , wherein the method does not include an additional separate heat treatment step for annihilating the NO donors associated with the nitrogen doping.
Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass · CPC title
Preparing bulk and homogeneous wafers · CPC title
of silicon-on-insulator structures · CPC title
of Group IV semiconductors · CPC title
Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.