Fin cut profile using fin base liner

US10985025B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10985025-B2
Application numberUS-201816173331-A
CountryUS
Kind codeB2
Filing dateOct 29, 2018
Priority dateOct 29, 2018
Publication dateApr 20, 2021
Grant dateApr 20, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods for forming semiconductor fins include forming a protective layer around a base of a hardmask fin on an underlying semiconductor layer. A portion of the hardmask fin is etched away with an etch that is selective to the protective layer. A semiconductor fin is etched from the semiconductor layer using the etched hardmask fin as a mask.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for forming a semiconductor fin, comprising: forming a protective layer around a base of a hardmask fin on an underlying semiconductor layer; etching away a portion of the hardmask fin with an etch that is selective to the protective layer; and etching a semiconductor fin from the semiconductor layer using the etched hardmask fin as a mask. 2. The method of claim 1 , wherein the protective layer is formed from a hafnium oxide. 3. The method of claim 1 , wherein forming the protective layer comprises: forming a layer of protective material over the hardmask fin; forming a layer of planarizing material over the layer of protective material; etching back the layer of planarizing material to a height that covers a portion of the layer of protective material and leaves a remainder of the layer of protective material exposed; etching away the exposed protective material, leaving the protective layer; and etching away the remaining planarizing material. 4. The method of claim 3 , wherein forming the layer of protective material comprises a conformal deposition process. 5. The method of claim 1 , wherein the protective layer comprises a horizontal portion that is formed on a top surface of the underlying semiconductor layer around the hardmask fin and a vertical portion that is formed on sidewalls of the hardmask fin. 6. The method of claim 1 , wherein etching away the portion of the hardmask fin comprises: forming a mask over the hardmask fin that leaves a portion of the hardmask fin exposed; and anisotropically etching away the exposed portion of the hardmask fin. 7. The method of claim 6 , wherein anisotropically etching away the exposed portion of the hardmask fin comprises an etch chemistry selected from the group consisting of CF4/CHF3 and CH3F. 8. The method of claim 1 , wherein etching the portion of the hardmask fin leaves a remaining portion of the hardmask fin with substantially vertical sidewalls. 9. The method of claim 1 , further comprising forming a plurality of hardmask fins on the underlying semiconductor layer, wherein forming the protective layer around the base of the hardmask fin comprises forming the protective layer around the base of all of the plurality of hardmask fins. 10. The method of claim 9 , wherein forming the protective layer around the base of the plurality of hardmask fins comprises forming the protective layer on the top surface of the underlying substrate layer between the plurality of hardmask fins. 11. A method for forming semiconductor fins, comprising: forming a protective layer around a base of a plurality of hardmask fins on an underlying semiconductor layer and on a top surface of the underlying semiconductor layer, between the plurality of hardmask fins; forming a mask over the hardmask fin that leaves a portion of the hardmask fin exposed; anisotropically etching away the exposed portion of the hardmask fin with an etch that is selective to the protective layer, leaving a remaining portion of the hardmask fin with substantially vertical sidewalls; etching away the mask; and etching semiconductor fins from the semiconductor layer using the etched hardmask fins as a mask. 12. The method of claim 11 , wherein the protective layer is formed from a hafnium oxide. 13. The method of claim 11 , wherein forming the protective layer comprises: forming a layer of protective material over the hardmask fins; forming a layer of planarizing material over the layer of protective material; etching back the layer of planarizing material to a height that covers a portion of the layer of protective material and leaves a remainder of the layer of protective material exposed; etching away the exposed protective material, leaving the protective layer; and etching away the remaining planarizing material. 14. The method of claim 13 , wherein forming the layer of protective material comprises a conformal deposition process. 15. The method of claim 11 , wherein the protective layer comprises a vertical portion that is formed on sidewalls of the plurality of hardmask fins. 16. The method of claim 11 , wherein anisotropically etching away the exposed portion of the hardmask fin comprises an etch chemistry selected from the group consisting of CF4/CHF3 and CH3F. 17. A method for forming semiconductor fins, comprising: forming a protective hafnium oxide layer around a base of a plurality of hardmask fins on an underlying semiconductor layer and on a top surface of the underlying semiconductor layer, between the plurality of hardmask fins, comprising a vertical portion on sidewalls of the plurality of hardmask fins; forming a mask over the hardmask fin that leaves a portion of the hardmask fin exposed; anisotropically etching away the exposed portion of the hardmask fin with an etch that is selective to the hafnium oxide layer, leaving a remaining portion of the hardmask fin with substantially vertical sidewalls; etching away the mask; and etching semiconductor fins from the semiconductor layer using the etched hardmask fins as a mask. 18. The method of claim 17 , wherein forming the protective hafnium oxide layer comprises: forming a layer of hafnium oxide over the hardmask fins; forming a layer of planarizing material over the hafnium oxide layer; etching back the layer of planarizing material to a height that covers a portion of the layer of hafnium oxide and leaves a remainder of the layer of hafnium oxide exposed; etching away the exposed remainder of the hafnium oxide layer, leaving the covered portion of the hafnium oxide layer; and etching away the remaining planarizing material. 19. The method of claim 18 , wherein forming the layer of hafnium oxide material comprises a conformal deposition process. 20. The method of claim 17 , wherein anisotropically etching away the exposed portion of the hardmask fin comprises an etch chemistry selected from the group consisting of CF4/CHF3 and CH3F.

Assignees

Inventors

Classifications

  • characterised by their behaviour during the process, e.g. soluble masks or redeposited masks · CPC title

  • H10P50/695Primary

    characterised by the process involved to create the mask, e.g. lift-off masks or sidewalls or to modify the mask · CPC title

  • characterised by the processes involved to create the masks · CPC title

  • H10D30/024Primary

    of fin field-effect transistors [FinFET] · CPC title

  • the components including FinFETs · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10985025B2 cover?
Methods for forming semiconductor fins include forming a protective layer around a base of a hardmask fin on an underlying semiconductor layer. A portion of the hardmask fin is etched away with an etch that is selective to the protective layer. A semiconductor fin is etched from the semiconductor layer using the etched hardmask fin as a mask.
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H10P50/695. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 20 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).