Deposition of protective material at wafer level in front end for early stage particle and moisture protection

US10858245B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10858245-B2
Application numberUS-201916447036-A
CountryUS
Kind codeB2
Filing dateJun 20, 2019
Priority dateNov 30, 2017
Publication dateDec 8, 2020
Grant dateDec 8, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device and a method of manufacturing the same are provided such that a microelectromechanical systems (MEMS) element is protected at an early manufacturing stage. A method for protecting a MEMS element includes: providing at least one MEMS element, having a sensitive area, on a substrate; and depositing, prior to a package assembly process, a protective material over the sensitive area of the at least one MEMS element such that the sensitive area of at least one MEMS element is sealed from an external environment, where the protective material permits a sensor functionality of the at least one MEMS element.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of protecting a microelectromechanical systems (MEMS) element, comprising: integrating at least one MEMS element, comprising a sensitive area, at a main surface of a semiconductor substrate such that the at least one MEMS element is coplanar with the main surface; forming at least one stop frame on the main surface of the semiconductor substrate at a region that surrounds the at least one MEMS element; and depositing a protective material on the main surface of a semiconductor substrate including over the sensitive area of the at least one MEMS element such that the sensitive area of at least one MEMS element is sealed from an external environment, wherein the protective material permits a sensor functionality of the at least one MEMS element, and wherein the protective material is confined to inside the region defined by the at least one stop frame. 2. The method of claim 1 , further comprising: forming at least one bond pad at the main surface of the semiconductor substrate; and coupling each bond pad of the at least one bond pad to at least one bond wire, wherein the at least one stop frame is disposed between the at least one bond pad and the at least one MEMS element such that the at least one stop frame prevents the protective material from coming in contact with any of the at least one bond pad and any of the at least one bond wire. 3. The method of claim 1 , further comprising: preventing the protective material from contacting any bond wire and any bond pad. 4. The method of claim 1 , wherein depositing the protective material over the sensitive area of the at least one MEMS element is performed prior to any back-end process to the semiconductor substrate. 5. The method of claim 1 , wherein depositing the protective material over the sensitive area of the at least one MEMS element is performed prior to wire bonding. 6. The method of claim 1 , wherein depositing the protective material includes depositing the protective material onto a portion of the main surface of the semiconductor substrate. 7. The method of claim 1 , wherein the at least one stop frame is coupled directly to the main surface of the semiconductor substrate. 8. The method of claim 1 , wherein the semiconductor substrate forms a single semiconductor chip, and the at least one stop frame and the at least one MEMS element are integrated with the single semiconductor chip. 9. The method of claim 8 , wherein the protective material does not contact any electrical connection of the single semiconductor chip. 10. The method of claim 8 , further comprising: forming at least one bond pad at the main surface of the semiconductor substrate; and coupling each bond pad of the at least one bond pad to at least one bond wire, wherein the at least one stop frame is disposed between the at least one bond pad and the at least one MEMS element such that the at least one stop frame prevents the protective material from coming in contact with any of the at least one bond pad and any of the at least one bond wire. 11. The method of claim 1 , wherein the at least one stop frame comprises imide, SU-8, or silicone, each having a higher degree of elastic modulus than the protective material. 12. The method of claim 1 , further comprising: separating a portion of the semiconductor substrate that includes the at least one MEMS element and the at least one stop frame to form a semiconductor chip comprising the at least one MEMS element and the at least one stop frame; forming at least one bond pad at the main surface of the semiconductor substrate; and coupling each bond pad of the at least one bond pad to at least one bond wire, wherein the at least one stop frame is disposed between the at least one bond pad and the at least one MEMS element such that the at least one stop frame prevents the protective material from coming in contact with any of the at least one bond pad and any of the at least one bond wire. 13. The method of claim 1 , further comprising: separating a portion of the semiconductor substrate that includes the at least one MEMS element and the at least one stop frame to form a semiconductor chip comprising the at least one MEMS element and the at least one stop frame, wherein the semiconductor chip includes at least one stress-decoupling trench at an edge of the region such that the at least one stop frame is formed proximate to the at least one stress-decoupling trench and is configured to prevent the protective material from entering the at least one stress-decoupling trench. 14. The method of claim 1 , further comprising: subsequent to depositing the protective material, performing a package assembly process, including mounting a chip to a package, wherein the chip includes a portion of the semiconductor substrate that includes the at least one MEMS element, the at least one stop frame, and the protective material. 15. The method of claim 1 , wherein the protective material is a temperature hardening gel or an ultraviolet (UV) hardening gel. 16. The method of claim 1 , wherein protective material permits full sensor functionality of the MEMS element, including mechanical functionality and electrical functionality, while sealing an entire surface of the at least one MEMS element. 17. The method of claim 1 , wherein depositing the protective material comprises: dispensing the protective material over the sensitive area of the at least one MEMS element in one or more droplets such that the sensitive area of at least one MEMS element is sealed from the external environment. 18. The method of claim 1 , wherein depositing the protective material comprises: dispensing the protective material such that it flows over the sensitive area of the at least one MEMS element such that the sensitive area of at least one MEMS element is sealed from the external environment. 19. A method of protecting a microelectromechanical systems (MEMS) element, comprising: integrating at least one MEMS element, comprising a sensitive area, in a semiconductor substrate; forming at least one stop frame on a main surface of the semiconductor substrate at a region that surrounds the at least one MEMS element; depositing a protective material over the sensitive area of the at least one MEMS element such that the sensitive area of at least one MEMS element is sealed from an external environment, wherein the protective material permits a sensor functionality of the at least one MEMS element, and wherein the protective material is confined to inside the region defined by the at least one stop frame; and separating a portion of the semiconductor substrate that includes the at least one MEMS element and the at least one stop frame to form a semiconductor chip comprising the at least one MEMS element and the at least one stop frame, wherein the semiconductor chip includes at least one stress-decoupling trench laterally spaced from the at least one MEMS element and extending into the semiconductor substrate. 20. The method of claim 19 , wherein: the at least one stop frame is formed at an inner periphery of the at least one stress-decoupling trench. 21. A semiconductor device comprising: a semiconductor chip comprising: a semiconductor substrate having a main surface; at least one microelectromechanical systems (MEMS) element, comprising a sensitive area, integrated at the main surface of the semiconductor substrate such that the at least one MEMS element is coplanar with the main surface; at least one sto

Assignees

Inventors

Classifications

  • Packaging processes not covered by the other groups of this subclass · CPC title

  • Seals · CPC title

  • characterised by their shape · CPC title

  • between the MEMS die and the substrate · CPC title

  • B81B7/0025Primary

    Protection against chemical alteration · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10858245B2 cover?
A semiconductor device and a method of manufacturing the same are provided such that a microelectromechanical systems (MEMS) element is protected at an early manufacturing stage. A method for protecting a MEMS element includes: providing at least one MEMS element, having a sensitive area, on a substrate; and depositing, prior to a package assembly process, a protective material over the sensiti…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification B81B7/0025. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Dec 08 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).