Method for shielding system-in-package assemblies from electromagnetic interference

US10834858B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10834858-B2
Application numberUS-201916680621-A
CountryUS
Kind codeB2
Filing dateNov 12, 2019
Priority dateFeb 1, 2018
Publication dateNov 10, 2020
Grant dateNov 10, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for shielding a system-in-package (SIP) assembly from electromagnetic interference (EMI) includes laminating a pre-form EMI shielding film onto the assembly in a single lamination process. The EMI shielding film may be moldable in a vacuum lamination process to cover the SIP assembly and to substantially fill trenches formed in the assembly between adjacent component modules. The SIP assembly is accordingly shielded from EMI through the application of a single EMI shielding film.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for shielding a system in package assembly from electromagnetic interference, wherein said system in package assembly includes a substrate, a plurality of component modules mounted on the substrate, with each component module including one or more components, an insulator covering the components on the substrate, and a trench formed in the insulator between adjacent component modules, wherein the trench has a maximum width of between 10-100 μm, said method comprising: providing a self-supporting EMI shielding film pre-form having a tensile modulus of less than 1 GPa at between 20-250° C.; vacuum laminating said self-supporting EMI shielding film pre-form against an exterior surface of the insulator and into the trench to form a coating in the trench and covering the exterior surface of the insulator; and curing said coating to a tensile modulus of at least 50 MPa. 2. The method for shielding a system in package assembly of claim 1 , including, prior to curing, pressing said coating against the insulator. 3. The method for shielding a system in package assembly of claim 2 , including, prior to curing, pressing said coating against the exterior surface of the insulator with a force of at least 50 psi. 4. The method for shielding a system in package assembly of claim 1 wherein said pre-form includes electrically conductive particulate filler dispersed in a polymer resin matrix. 5. The method for shielding a system in package assembly of claim 1 , including, prior to vacuum laminating, heating said pre-form to at least 50° C. 6. The method for shielding a system in package assembly of claim 5 , including evacuating the trench to vacuum laminate the heated pre-form against the exterior surface of the insulator and into the trench. 7. The method for shielding a system in package assembly of claim 1 wherein curing said coating includes heating said coating to at least 60° C. for at least ten minutes. 8. The method for shielding a system in package assembly of claim 7 wherein said cured coating exhibits a tensile modulus of at least 1 GPa at 20° C. 9. The method for shielding a system in package assembly of claim 1 wherein the coating substantially fills the trench. 10. A method for forming a system in package assembly, comprising: providing a substrate having an electrically conductive ground plane spaced from an active surface of said substrate, and an electrically conductive trace extending from said ground plane to said active surface; mounting a plurality of component modules at said active surface of said substrate to form an assembled surface of said substrate, wherein each component module includes one or more components; encapsulating said assembled surface of said substrate in a dielectric layer, wherein said dielectric layer extends between said assembled surface and an exterior surface; forming a trench between adjacent component modules and through said dielectric layer to said trace, said trench having a maximum width of between 10-100 μm; vacuum laminating a self-supporting EMI shielding film pre-form against the exterior surface of said dielectric layer and into the trench to form a coating in the trench contacting said trace and covering the exterior surface of the dielectric layer, said self-supporting EMI shielding film pre-form having a tensile modulus of less than 1 GPa at between 20-250° C. 11. The method for forming a system in package assembly of claim 10 , including curing said coating to a tensile modulus of at least 50 MPa. 12. The method for forming a system in package assembly of claim 10 , including pressing said coating against the exterior surface of the dielectric layer with a force of at least 50 psi. 13. The method for forming a system in package assembly of claim 12 , including singulating a plurality of system in package devices by cutting through said substrate and said dielectric layer. 14. The method for forming a system in package assembly of claim 13 , including forming a plurality of trenches in said dielectric layer, with each trench delineating a first set of one or more component modules from a second set of one or more modules. 15. The method for forming a system in package assembly of claim 10 wherein said coating substantially fills the trench. 16. The method for forming a system in package assembly of claim 10 wherein said coating contacts said electrically conductive ground plane.

Assignees

Inventors

Classifications

  • Cutting or separating of wafers, substrates or parts of devices · CPC title

  • shielding resins · CPC title

  • the arrangements being between laterally adjacent chips, e.g. walls between chips · CPC title

  • the arrangements being on an external surface of the package, e.g. on the outer surface of an encapsulation · CPC title

  • characterised by their shape or disposition · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10834858B2 cover?
A method for shielding a system-in-package (SIP) assembly from electromagnetic interference (EMI) includes laminating a pre-form EMI shielding film onto the assembly in a single lamination process. The EMI shielding film may be moldable in a vacuum lamination process to cover the SIP assembly and to substantially fill trenches formed in the assembly between adjacent component modules. The SIP a…
Who is the assignee on this patent?
Henkel IP & Holding GmbH
What technology area does this patent fall under?
Primary CPC classification H10W42/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 10 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).