Embedded circuit board and method of making same

US10667402B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10667402-B2
Application numberUS-201816145240-A
CountryUS
Kind codeB2
Filing dateSep 28, 2018
Priority dateJul 27, 2018
Publication dateMay 26, 2020
Grant dateMay 26, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An embedded circuit board includes a circuit board including a flexible base layer, a first conductive circuit layer, a second conductive circuit layer, two adhesive layers, and two copper plates. The first conductive circuit layer and the second conductive circuit layer are formed on corresponding opposite base layer surfaces of the base layer and electrically interconnected together. A photosensitive layer is located on one surface of the circuit board. A component is located within a mounting slot formed within the photosensitive layer. Each copper plate includes a flexible insulating film and forms a third conductive circuit layer. The flexible insulating film is adhered to a corresponding one of the circuit board or the photosensitive material layer by a corresponding one of the adhesive layers.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of making an embedded circuit board, the method comprising: providing a circuit board comprising a flexible base layer, a first conductive circuit layer, and a second conductive circuit layer, the first conductive circuit layer and the second conductive circuit layer formed on corresponding opposite surfaces of the flex base layer; forming a photosensitive material layer onto an outer surface of the first conductive circuit layer; selectively removing portions of the photosensitive material layer to form a mounting slot; placing a component within the mounting slot to be mounted on and electrically connected to the first conductive circuit layer; filling a glue in the mounting slot and the first conductive circuit layer to fix the component, wherein a thickness of the glue in a direction perpendicular to the flexible base layer is same as sum of thicknesses of the first conductive circuit layer and the photosensitive material layer, an outer surface of the glue away from the flexible base layer is level with an outer surface of the photosensitive material layer away from the flexible base layer; forming a first copper plate onto an outer surface of the second conductive circuit layer and forming a second copper plate onto the photosensitive material layer, wherein each of the first copper plate and the second copper plate is adhered corresponding to the outer surface by an adhesive layer, and each of the first copper plate and the second copper plate comprises a flexible insulating film and a third copper layer; and drilling, electroplating, and circuit configuration processing the circuit board to electrically interconnect the component, the circuit board, and two third conductive circuit layers together, wherein each of the two third conductive circuit layers formed from a corresponding one of the third copper layer of the first copper plate and the second copper plate. 2. The method of claim 1 , wherein a material of the base layer is selected from one of polyimide, liquid crystal polymer, polyethylene terephthalate, polyethylene naphthalate, and any combination thereof. 3. The method of claim 1 , wherein portions of the photosensitive material layer are selectively removed by exposing the portions of the photosensitive material layer to form the mounting slot, and then the photosensitive material layer is cured by UV solidifying and baking processes. 4. The method of claim 1 , wherein a width of the mounting slot is greater than a width of the component to be received within the mounting slot, and a depth of the mounting slot is greater than or equal to a thickness of the component to be received within the mounting slot.

Assignees

Inventors

Classifications

  • Via connections; Lands around holes or via connections (H05K1/112 takes precedence) · CPC title

  • H05K1/186Primary

    manufactured by mounting on or connecting to patterned circuits before or during embedding · CPC title

  • H05K3/4697Primary

    having cavities, e.g. for mounting components (H05K3/4691 takes precedence) · CPC title

  • by laminating two or more circuit boards (H05K3/4652 takes precedence) · CPC title

  • characterised by the electroplating method; means therefor, e.g. baths or apparatus · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10667402B2 cover?
An embedded circuit board includes a circuit board including a flexible base layer, a first conductive circuit layer, a second conductive circuit layer, two adhesive layers, and two copper plates. The first conductive circuit layer and the second conductive circuit layer are formed on corresponding opposite base layer surfaces of the base layer and electrically interconnected together. A photos…
Who is the assignee on this patent?
Hongqisheng Prec Electronics Qinhuangdao Co Ltd, Avary Holding Shenzhen Co Ltd
What technology area does this patent fall under?
Primary CPC classification H05K1/186. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 26 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).