Connected devices information

US10585674B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10585674-B2
Application numberUS-201616078473-A
CountryUS
Kind codeB2
Filing dateAug 22, 2016
Priority dateAug 22, 2016
Publication dateMar 10, 2020
Grant dateMar 10, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An example system includes a processor. The system also includes a peripheral interface that includes a controller communicatively coupled to the processor. The controller is to request information from a plurality of devices connected to the peripheral interface prior to the processor requesting the information. The controller is to provide the information to the processor.

First claim

Opening claim text (preview).

What is claimed is: 1. A system comprising: a processor; a peripheral interface comprising a controller communicatively coupled to the processor, the controller to: transmit a request for information to a plurality of devices connected to the peripheral interface prior to the processor requesting the information; receive the information from the plurality of devices in response to the request transmitted to the plurality of devices, wherein the controller is to store the information in a compressed form; and provide the information to the processor, wherein the information provided to the processor is the compressed form of the information. 2. The system of claim 1 , wherein to provide the information, the controller is to store the information in the compressed form in a storage location accessible to the processor. 3. The system of claim 1 , wherein the processor is to execute boot instructions, and wherein the boot instructions when executed cause the processor to retrieve the information. 4. The system of claim 3 , wherein the boot instructions are to cause the processor to initialize system components in parallel with the controller sending the request to the plurality of devices, and wherein the boot instructions are to cause the processor to initialize a handler to retrieve the information. 5. The system of claim 1 , wherein the controller is to request the information in response to initially receiving power. 6. A method, comprising: powering on a peripheral interface comprising a controller; in response to the powering on, the controller retrieving information about a plurality of devices connected to the peripheral interface prior to communication with a central processing unit, the controller retrieving the information about the plurality of devices by transmitting a request to each of the plurality of devices and receiving the information in response to the request transmitted to each of the plurality of devices; the controller storing the information in a location accessible to the central processing unit, wherein storing the information comprises storing the information in a compressed format; and providing the information in the compressed format to the central processing unit. 7. The method of claim 6 , further comprising setting a status bit to indicate to the central processing unit that the information is ready to be read. 8. The method of claim 6 , wherein the request is transmitted over a configuration channel to each of the plurality of devices. 9. The method of claim 6 , wherein retrieving the information about the plurality of devices comprises detecting a presence of each device of the plurality of devices, and transmitting the request to each of the plurality of devices in response to detecting the presence. 10. A non-transitory computer-readable medium comprising instructions that, when executed by a processor, cause the processor to: check a status bit of a controller without previously requesting information from the controller, wherein a peripheral interface comprises the controller, and wherein the controller is to set the status bit prior to the processor requesting information from the controller; and based on the status bit being set, retrieve, from the controller, information in a compressed form about a plurality of devices connected to the peripheral interface, the information retrieved by the controller from the plurality of devices in response to the controller sending a request to each of the plurality of devices and storing the information in the compressed form. 11. The non-transitory computer-readable medium of claim 10 , wherein the instructions cause the processor to retrieve information about each device of the plurality of devices in turn until the processor receives information indicating a device is not present. 12. The non-transitory computer-readable medium of claim 10 , wherein the instructions cause the processor to retrieve additional information about a connected device based on the information previously retrieved. 13. The non-transitory computer-readable medium of claim 10 , wherein the instructions cause the processor to, based on a device being newly connected after the retrieving of the information, retrieve information from the controller about the newly connected device. 14. The non-transitory computer-readable medium of claim 10 , wherein the instructions cause the processor to boot while the controller collects the information from the plurality of devices. 15. The system of claim 1 , wherein the controller is to transmit the request comprising a plurality of messages sent to respective devices of the plurality of devices. 16. The system of claim 1 , wherein the controller is to transmit the request over a configuration channel to the plurality of devices. 17. The system of claim 1 , wherein the controller is to transmit the request for the information to the plurality of devices without receiving an indication from the processor to obtain the information from the plurality of devices. 18. The system of claim 1 , wherein the controller is to detect presence of the plurality of devices connected to the peripheral interface, and in response to detecting the presence of the plurality of devices connected to the peripheral interface, transmit the request to the plurality of devices.

Assignees

Inventors

Classifications

  • where the program performs an interfacing function, e.g. device driver (G06F13/105 takes precedence; contention policies within device drivers G06F9/4881; scheduling within device drivers G06F9/52) · CPC title

  • G06F13/12Primary

    using hardware independent of the central processor, e.g. channel or peripheral processor · CPC title

  • in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other · CPC title

  • Configuring for operating with peripheral devices; Loading of device drivers · CPC title

  • and has means for transferring I/O instructions and statuses between control unit and main processor · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10585674B2 cover?
An example system includes a processor. The system also includes a peripheral interface that includes a controller communicatively coupled to the processor. The controller is to request information from a plurality of devices connected to the peripheral interface prior to the processor requesting the information. The controller is to provide the information to the processor.
Who is the assignee on this patent?
Hewlwtt Packard Dev Company L P, Hewlett Packard Development Co
What technology area does this patent fall under?
Primary CPC classification G06F13/12. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 10 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).