Ionic floating-gate memory device

US10497866B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-10497866-B1
Application numberUS-201816012430-A
CountryUS
Kind codeB1
Filing dateJun 19, 2018
Priority dateJun 19, 2018
Publication dateDec 3, 2019
Grant dateDec 3, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A non-volatile memory device is described herein. The non-volatile memory device includes a diffusive memristor electrically coupled to a redox transistor. The redox transistor includes a gate, a source, and a drain, wherein the gate comprises a first storage element that acts as an ion reservoir, and a channel between the source and the drain comprises a second storage element, wherein a state of the memory device is represented by conductance of the second storage element.

First claim

Opening claim text (preview).

What is claimed is: 1. A non-volatile memory device comprising: a threshold switch; and a redox transistor that is electrically coupled to the switch, wherein the redox transistor comprises: a gate electrode that is coupled to the switch; a source electrode; a drain electrode; and a channel between the source electrode and the drain electrode, wherein the channel comprises a storage element composed of a material, the storage element is configured to emit and accept ions as a function of current that enters the gate electrode, and further wherein a state of the non-volatile memory device is a function of a redox state of the channel electrode. 2. The non-volatile memory device of claim 1 , wherein the ions are hydrogen ions. 3. The non-volatile memory device of claim 1 , wherein the switch is a diffusive memristor. 4. The non-volatile memory device of claim 3 , wherein the diffusive memristor comprises a Pt/Ag/SiO x N y /Ag/Pt stack. 5. The non-volatile memory device of claim 1 , further comprising: a second storage element coupled to the gate electrode, wherein the second storage element is composed of the material; and a solid electrolyte that is positioned between the storage element and the second storage element. 6. The non-volatile memory device of claim 5 , the material being an organic polymer. 7. The non-volatile memory device of claim 6 , wherein the organic polymer comprises poly(3,4-ethylenedioxythiophene) polystyrene sulfonate. 8. The non-volatile memory device of claim 5 , the material being a transition metal oxide. 9. The non-volatile memory device of claim 5 , wherein the material comprises at least one of MoO 3 , MoS 2 , graphene, WO 3 , TiO 2 , or LiTiO 2 . 10. The non-volatile memory device of claim 8 , wherein the electrolyte comprises Nafion. 11. The non-volatile memory device of claim 1 , wherein the threshold switch is one of a transistor, a vertical Si transistor, a Si PN diode, a Si Punchthrough diode, an Oxide PN diode, an Oxide/Nitride Schottky barrier, a varistor-type bidirectional switch, a chalcogenide threshold switch, a metal insulator metal switch, a threshold vacuum switch, or a mixed ionic electronic selector (MIEC). 12. The non-volatile memory device of claim 1 , wherein the state of the non-volatile memory is configured to be altered in response to a voltage of between 0.2V and 1V being applied to the switch. 13. The non-volatile memory device of claim 1 , wherein the non-volatile memory device is included in an array of identical non-volatile memory devices, and further wherein a hardware artificial neural network comprises the array of identical non-volatile memory devices.

Assignees

Inventors

Classifications

  • Structure wherein the resistive material being in a transistor, e.g. gate · CPC title

  • Write characterized by the shape, e.g. form, length, amplitude of the write pulse · CPC title

  • Array wherein the access device being a transistor · CPC title

  • Write using bi-directional cell biasing · CPC title

  • Array wherein each memory cell has more than one access device · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10497866B1 cover?
A non-volatile memory device is described herein. The non-volatile memory device includes a diffusive memristor electrically coupled to a redox transistor. The redox transistor includes a gate, a source, and a drain, wherein the gate comprises a first storage element that acts as an ion reservoir, and a channel between the source and the drain comprises a second storage element, wherein a state…
Who is the assignee on this patent?
Nat Tech & Eng Solutions Sandia Llc
What technology area does this patent fall under?
Primary CPC classification G11C13/003. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 03 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).