Tray for aligning semiconductor packages and test handler using the same, and method of aligning semiconductor packages and test method using the same
US-9459315-B2 · Oct 4, 2016 · US
US10475681B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10475681-B2 |
| Application number | US-201615373795-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 9, 2016 |
| Priority date | Dec 24, 2015 |
| Publication date | Nov 12, 2019 |
| Grant date | Nov 12, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A chip accommodation tray for accommodating a plurality of chips includes a holding sheet for holding the chips on a face side thereof, the holding sheet having a tack force and a plurality of first pores formed therethrough, and a frame including a bottom wall supporting a reverse side of the holding sheet, the bottom wall having a plurality of second pores formed therethrough, and side walls erected from the bottom wall in surrounding relation to the holding sheet. Air is supplied from below the bottom wall of the frame through the second pores and the first pores and ejected toward lower surfaces of the chips held on the holding sheet, thereby peeling the chips off the holding sheet.
Opening claim text (preview).
What is claimed is: 1. A chip accommodation tray for accommodating a plurality of chips, comprising: a holding sheet for holding the chips on a face side thereof, the holding sheet having a tack force and a plurality of first pores formed therethrough, wherein the plurality of first pores are configured and arranged such that when the chips are accommodated in the tray, each of the chips is positioned on a plurality of the first pores; and a frame including a bottom wall supporting a reverse side of the holding sheet, the bottom wall having a plurality of second pores formed therethrough, and side walls erected from the bottom wall in surrounding relation to the holding sheet; wherein air supplied from below the bottom wall of the frame through the second pores and the first pores is ejected toward lower surfaces of the chips held on the holding sheet, thereby peeling the chips off the holding sheet. 2. The chip accommodation tray according to claim 1 , wherein said frame and said bottom wall are formed of the same material. 3. The chip accommodation tray according to claim 1 , wherein said frame and said bottom wall are integrally formed as a single component. 4. The chip accommodation tray according to claim 1 , wherein said reverse side of the holding sheet is supported in its entirety by said bottom wall of said frame. 5. The chip accommodation tray according to claim 1 , wherein said bottom wall of said frame includes a first pair of engaging cavities along one side thereof and a second pair of engaging cavities along an opposite side thereof, wherein said engaging cavities are configured and arranged for engaging support members of a transporting apparatus.
Apparatus for placing on an insulating substrate, e.g. tape · CPC title
using vacuum or suction, e.g. Bernoulli chucks · CPC title
using temporarily an auxiliary support · CPC title
Trays for chips · CPC title
characterised by a material, a roughness, a coating or the like · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.