Wafer level chip scale package with exposed thick bottom metal
US-2015001686-A1 · Jan 1, 2015 · US
US10403618B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10403618-B2 |
| Application number | US-201715711937-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 21, 2017 |
| Priority date | Sep 21, 2017 |
| Publication date | Sep 3, 2019 |
| Grant date | Sep 3, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device assembly that includes a first side of a semiconductor device supported on a substrate to permit the processing of a second side of the semiconductor device. A filler material deposited on the semiconductor device supports the semiconductor device on the substrate. The filler material does not adhere to the semiconductor device or the substrate. Alternatively, the filler material may be deposited on the substrate. Instead of a filler material, the substrate may include a topography configured to support the semiconductor device. Adhesive applied between an outer edge of the first side of the semiconductor and the substrate bonds the outer edge of the semiconductor device to the substrate to form a semiconductor device assembly. A second side of the semiconductor device may then be processed and the outer edge of the semiconductor device may be cut off to release the semiconductor device from the assembly.
Opening claim text (preview).
What is claimed is: 1. A method of forming a semiconductor device assembly, the method comprising: applying a filler material on a first side of a semiconductor device; positioning the first side of the semiconductor device adjacent to a substrate; applying an adhesive between an outer edge of the first side of the semiconductor device and the substrate to bond a portion of the semiconductor device to the substrate; processing on a second side of the semiconductor device, wherein processing on the second side of the semiconductor device reduces a thickness of the semiconductor device; cutting off the outer edge of the semiconductor device onto which adhesive was applied to release the semiconductor device from the substrate. 2. The method of claim 1 , wherein the adhesive is only applied to an outer edge of the semiconductor device, with respect to the semiconductor device. 3. The method of claim 1 , further comprising removing the semiconductor device from the substrate and cleaning the first side of the semiconductor device. 4. The method of claim 1 , furthering comprising removing filler material from an outer edge of the semiconductor device prior to applying the adhesive. 5. The method of claim 4 , wherein removing filler material from the outer edge of the semiconductor device further comprises removing all of the filler material within a first distance of the outer edge of the semiconductor device. 6. The method of claim 5 , wherein the first distance is five (5) mm or less. 7. The method of claim 5 , wherein a second distance from the outer edge is cut off of the semiconductor device during the cutting off the outer edge of the semiconductor device. 8. The method of claim 7 , wherein the second distance is equal to or greater than the first distance. 9. The method of claim 1 , further comprising positioning a ring on an outer edge of the semiconductor device prior to applying the filler material. 10. The method of claim 9 , further comprising applying pressure to the semiconductor device and substrate assembly prior to applying the adhesive, wherein the pressure causes the filler material to fill a space between semiconductor device, the substrate, and the ring. 11. The method of claim 10 , further comprising removing the ring from the outer edge of the semiconductor device prior to applying the adhesive. 12. A method of forming a semiconductor device assembly, the method comprising: applying a filler material onto a substrate; positioning a first side of the semiconductor device adjacent to the substrate; applying an adhesive between an outer edge the first side of the semiconductor device and the substrate to bond a portion of the semiconductor device to the substrate; processing on a second side of the semiconductor device, wherein processing on the second side of the semiconductor device reduces a thickness of the semiconductor device; cutting off the outer edge of the semiconductor device onto which adhesive was applied to release the semiconductor device from the substrate. 13. The method of claim 12 , further comprising: applying pressure to the semiconductor device and substrate assembly prior to applying the adhesive, wherein the pressure causes the filler material to fill a space between semiconductor device and the substrate; removing the semiconductor device from the substrate; and cleaning the first side of the semiconductor device. 14. The method of claim 1 , wherein the processing on the second side of the semiconductor device further comprises applying chemical mechanical planarization, grinding, or dry etching to the second side of the semiconductor device. 15. The method of claim 1 , wherein the processing on the second side of the semiconductor device further comprises forming a plurality of structures on the second side of the semiconductor device. 16. The method of claim 12 , wherein the processing on the second side of the semiconductor device further comprises applying chemical mechanical planarization, grinding, or dry etching to the second side of the semiconductor device. 17. The method of claim 12 , wherein the processing on the second side of the semiconductor device further comprises forming a plurality of structures on the second side of the semiconductor device.
batch processes · CPC title
Dispositions of multiple bond pads · CPC title
relative to underlying supporting features, e.g. bond pads, RDLs or vias · CPC title
Cleaning, e.g. oxide removal · CPC title
using temporary auxiliary members, e.g. using sacrificial coatings or handle substrates · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.