Compact source ballast trench MOSFET and method of manufacturing

US10325908B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10325908-B2
Application numberUS-201715498289-A
CountryUS
Kind codeB2
Filing dateApr 26, 2017
Priority dateApr 26, 2017
Publication dateJun 18, 2019
Grant dateJun 18, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A trench metal-oxide-semiconductor field-effect transistor (MOSFET) device, comprising a substrate of a first conductivity type, a body region of a second conductivity type, a gate electrode formed in a gate trench extending in the body region and substrate, a lightly doped source region and a heavily doped source region formed in the body region, and a source contact extending to the body region formed in a source contact trench next to the gate trench. The lightly doped source region is extended deeper in the body region than the heavily doped source region. The lightly doped source region is adjacent to the source contact trench. A ballast resistor is formed at the lightly doped source region between the heavily doped source region and the body region and a Schottky diode is formed at a contact between the source contact and the lightly doped source region.

First claim

Opening claim text (preview).

What is claimed is: 1. A trench metal-oxide-semiconductor field-effect transistor (MOSFET) device, comprising: a) a substrate of a first conductivity type, the substrate comprising an epitaxial layer of the first conductivity type provided on top of a heavily doped silicon wafer of the same conductivity type; b) a body region of a second conductivity type that is opposite to the first conductivity type formed above the substrate; c) a gate trench formed in the body region and substrate, wherein the gate trench is lined with a dielectric layer and a gate electrode is formed in the gate trench; d) a lightly doped source region and a heavily doped source region formed in the body region, wherein the lightly doped source region is extended deeper in the body region than the heavily doped source region; and e) a source contact extending to the body region formed in a source contact trench next to the gate trench, wherein the lightly doped source region is adjacent to the source contact trench and wherein a Schottky diode is formed at a contact between the source contact and the lightly doped source region, wherein the heavily doped source region extends fully between the gate trench and the source contact trench. 2. The device of claim 1 , wherein a ballast resistor is formed at the lightly doped source region between the heavily doped source region and the body region. 3. The device of claim 2 , wherein the ballast resistor has a length, wherein the length of the ballast resistor is adjusted by changing a depth of the heavily doped source region. 4. The device of claim 2 , wherein the ballast resistor has a width, wherein the width of the ballast resistor is adjusted by a width of the source contact trench. 5. The device of claim 2 , wherein the ballast resistor has a resistance value, wherein the resistance value is adjusted by a doping concentration of the lightly-doped source region. 6. The device of claim 1 , wherein a depth D of the body region is between 0.5 T and 0.8 T, where T is the depth of the gate trench; wherein a depth d of the lightly doped source region is between 0.25 D and 0.5 D; and wherein a depth of the heavily doped source region is between 0.25 d and 0.5 d. 7. The device of claim 1 , wherein the source contact trench has a width, wherein the width ranges from 0.5 μm to 1.5 μm. 8. The device of claim 1 , wherein a doping concentration of the lightly doped source region ranges from about 1×10 15 /cm 3 to about 1×10 18 /cm 3 and a doping concentration of the heavily doped source region ranges from about 8×10 19 /cm 3 to about 8×10 20 /cm 3 .

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10325908B2 cover?
A trench metal-oxide-semiconductor field-effect transistor (MOSFET) device, comprising a substrate of a first conductivity type, a body region of a second conductivity type, a gate electrode formed in a gate trench extending in the body region and substrate, a lightly doped source region and a heavily doped source region formed in the body region, and a source contact extending to the body regi…
Who is the assignee on this patent?
Alpha & Omega Semiconductor Cayman Ltd, Alpha & Omega Semiconductor
What technology area does this patent fall under?
Primary CPC classification H01L27/0629. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 18 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).