Power mosfet and manufacturing method thereof
US-2024322032-A1 · Sep 26, 2024 · US
US8969950B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8969950-B2 |
| Application number | US-201113306067-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 29, 2011 |
| Priority date | Dec 23, 2008 |
| Publication date | Mar 3, 2015 |
| Grant date | Mar 3, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A MOSFET device and fabrication method are disclosed. The MOSFET has a drain in chip plane with an epitaxial layer overlay atop. The MOSFET further comprises: a Kelvin-contact body and an embedded Kelvin-contact source; a trench gate extending into the epitaxial layer; a lower contact trench extending through the Kelvin-contact source and at least part of the Kelvin-contact body defining respectively a vertical source-contact surface and a vertical body-contact surface; a patterned dielectric layer atop the Kelvin-contact source and the trench gate; a patterned top metal layer. As a result: a planar ledge is formed atop the Kelvin-contact source; the MOSFET device exhibits a lowered body Kelvin contact impedance and, owing to the presence of the planar ledge, a source Kelvin contact impedance that is lower than an otherwise MOSFET device without the planar ledge; and an integral parallel Schottky diode is also formed.
Opening claim text (preview).
We claim: 1. An Integrated MOSFET-Schottky Diode semiconductor device, expressed in an X-Y-Z Cartesian coordinate system with the X-Y plane parallel to its major semiconductor chip plane, comprising: a drain lying parallel to X-Y plane with an epitaxial layer overlaying the drain; a Kelvin-contact body disposed in the epitaxial layer with a Kelvin-contact source embedded in the Kelvin-contact body wherein the Kelvin-contact source conductivity type is opposite to that of the Kel…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.