Method and system of forming layout design
US-2016147927-A1 · May 26, 2016 · US
US10275559B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10275559-B2 |
| Application number | US-201615355431-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 18, 2016 |
| Priority date | Nov 18, 2016 |
| Publication date | Apr 30, 2019 |
| Grant date | Apr 30, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for legalizing mixed-cell height standard cells of an IC is provided. A target standard cell is obtained in a window of a global placement. The target standard cell has a first area overlapping a first standard cell located in a first row of the window, and a second area overlapping a second standard cell located in a second row of the window. The target standard cell and the first standard cell are moved until the target standard cell does not overlap the first standard cell in the first row of the window. The target standard cell and the first standard cell are clustered as a first cluster when the target standard cell does not overlap the first standard cell. The first cluster is moved away from the second standard cell in the second row until the second standard cell does not overlap the first cluster.
Opening claim text (preview).
What is claimed is: 1. A method for legalizing mixed-cell height standard cells of an integrated circuit (IC), comprising: obtaining a global placement of the IC, wherein a plurality of standard cells of the IC are placed in the global placement; obtaining a first target standard cell in a window of the global placement, wherein the first target standard cell has a first area overlapping a first standard cell located in a first row of the window, and a second area overlapping a second standard cell located in a second row of the window, wherein the first area is greater than the second area; moving the first target standard cell and the first standard cell in the first row until the first target standard cell does not overlap the first standard cell in the first row of the window; clustering the first target standard cell and the first standard cell as a first cluster when the first target standard cell does not overlap the first standard cell in the first row of the window; moving the first cluster away from the second standard cell in the second row until the second standard cell does not overlap the first cluster in the second row of the window, so as to obtain a detailed placement; and manufacturing the IC according to the detailed placement. 2. The method as claimed in claim 1 , further comprising: declustering the first cluster to obtain the first standard cell and the first target standard cell when the second standard cell does not overlap the first cluster in the second row of the window; and providing the detailed placement according to the window of the global placement. 3. The method as claimed in claim 1 , wherein the first row is adjacent to the second row in the window of the global placement. 4. The method as claimed in claim 1 , wherein the step of obtaining the first target standard cell in the window of the global placement further comprises: moving each of the standard cells from a position to a nearest row in the global placement; obtaining a displacement value of each of the moved standard cells; and determining the window of the global placement according to the displacement values of the moved standard cells in the window and a dead space corresponding to each of the moved standard cells in the window, wherein the dead space is incapable of placing the standard cell. 5. The method as claimed in claim 1 , further comprising: obtaining a second target standard cell in the window of the global placement, wherein the second target standard cell has a third area overlapping a third standard cell located in a third row of the window, wherein a cell height of the second target standard cell is higher than that of the third standard cell; and moving the second target standard cell and the third standard cell in the third row until the second target standard cell does not overlap the third standard cell in the third row of the window. 6. The method as claimed in claim 1 , further comprising: determining whether the first cluster overlaps a fourth standard cell located in a first position of the first row of the window; clustering the first cluster and the fourth standard cell as a second cluster when the first cluster overlaps the fourth standard cell in the first row of the window; and moving the second cluster away from the second standard cell in the second row until the second standard cell does not overlap the second cluster in the second row of the window. 7. The method as claimed in claim 6 , further comprising: declustering the second cluster to obtain the first cluster and the fourth standard cell when the second standard cell does not overlap the second cluster in the second row of the window; and moving the fourth standard cell to the first position in the first row of the window. 8. A method for legalizing mixed-cell height standard cells of an integrated circuit (IC), comprising: obtaining a global placement of the IC, wherein a plurality of standard cells of the IC are placed in the global placement; obtaining a plurality of specific standard cells from the standard cells in a window of the global placement, wherein each of the specific standard cells has a plurality of areas overlapping the standard cells located in different rows in the window; selecting a first target standard cell from the specific standard cells, wherein the first target standard cell has a maximum overlapping area of the sum of the areas; moving a first standard cell away from the first target standard cell in a first row until the first target standard cell does not overlap the first standard cell in the first row of the window, wherein the area overlapping the first standard cell is max for the first target standard cell; clustering the first target standard cell and the first standard cell as a first cluster when the first target standard cell does not overlap the first standard cell in the first row of the window; moving the first cluster away from a second standard cell in a second row until the second standard cell does not overlap the first target standard cell of the first cluster in the second row of the window, wherein the first row is different from the second row, so as to obtain a detailed placement; and manufacturing the IC according to the detailed placement. 9. The method as claimed in claim 8 , further comprising: declustering the first cluster to obtain the first standard cell and the first target standard cell when the second standard cell does not overlap the first cluster in the second row of the window; and providing the detailed placement according to the window of the global placement. 10. The method as claimed in claim 8 , wherein the step of obtaining the specific standard cells from the standard cells in the window of the global placement further comprises: moving each of the standard cells from a position to a nearest row in the global placement; obtaining a displacement value of each of the moved standard cells; and determining the window of the global placement according to the displacement values of the moved standard cells in the window and a dead space corresponding to each of the moved standard cells in the window, wherein the dead space is incapable of placing the standard cell. 11. The method as claimed in claim 8 , further comprising: obtaining a second target standard cell in the window of the global placement, wherein the second target standard cell has a third area overlapping a third standard cell located in a third row of the window, wherein a cell height of the second target standard cell is higher than that of the third standard cell; and moving the second target standard cell and the third standard cell in the third row until the second target standard cell does not overlap the third standard cell in the third row of the window. 12. The method as claimed in claim 8 , further comprising: determining whether the first cluster overlaps a fourth standard cell located in a first position of the first row of the window; clustering the first cluster and the fourth standard cell as a second cluster when the first cluster overlaps the fourth standard cell in the first row of the window; and moving the second cluster away from the second standard cell in the second row until the second standard cell does not overlap the second cluster in the second row of the window. 13. The method as claimed in claim 12 , further comprising: declustering the second cluster to obtain the first cluster and the fourth standard cell when the second standard cell does not overlap the second cluster in the second row of the window; and moving the fourth standard cell to the first position
Floor-planning or layout, e.g. partitioning or placement · CPC title
Routing (G06F30/396 takes precedence) · CPC title
Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM] (optical proximity correction [OPC] design processes G03F1/36) · CPC title
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.