Thin-film transistor substrate, related light-emitting apparatus, and related manufacturing method
US-9502484-B2 · Nov 22, 2016 · US
US10256344B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10256344-B2 |
| Application number | US-201815906498-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 27, 2018 |
| Priority date | May 14, 2013 |
| Publication date | Apr 9, 2019 |
| Grant date | Apr 9, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure relates to an oxide thin film transistor and a fabricating method thereof. In the oxide thin film transistor, which uses amorphous zinc oxide (ZnO) semiconductor as an active layer, damage to the oxide semiconductor due to dry etching may be minimized by forming source and drain electrodes in a multilayered structure having at least two layers, and improving stability and reliability of a device by employing a dual passivation layer structure, which includes a lower layer for overcoming an oxygen deficiency and an upper layer to minimize effects of an external environment on the multilayered source and drain electrodes.
Opening claim text (preview).
What is claimed is: 1. A thin film transistor, comprising: an active layer of an oxide semiconductor; source and drain electrodes on the active layer, wherein the source and drain electrodes comprise first source and drain electrodes of a second conductive film on the active layer, and second source and drain electrodes of a third conductive film on the first source and drain electrodes; a gate insulating layer on the active layer between the source and drain electrodes; a gate electrode of a first conductive film on the gate insulating layer; an in-situ protection layer of an oxide of the second conductive film on the active layer and the gate electrode; and a passivation layer on the in-situ protection layer, the passivation layer directly contacting the third conductive film and the in-situ protection layer that are located over the active layer of the oxide semiconductor. 2. The thin film transistor of claim 1 , wherein the second conductive film has a low contact resistance with respect to the oxide semiconductor, and wherein the third conductive film has a low resistivity, irrespective of contact resistance with respect to the oxide semiconductor. 3. The thin film transistor of claim 1 , wherein the first source and drain electrodes comprise at least one of Ti, Ti alloy, Mo and Mo alloy, the second source and drain electrodes comprise at least one of Cu, Ag and Mo. 4. The thin film transistor of claim 1 , wherein the passivation layer comprises at least one of TiOx, Ta Ox, AlOx and SiOx. 5. The thin film transistor of claim 1 , wherein the oxide semiconductor is an amorphous zinc-based oxide semiconductor. 6. The thin film transistor of claim 1 , wherein the second conductive film has a thickness in a range of 50 Å to 300 Å. 7. The thin film transistor of claim 1 , wherein the passivation layer has a higher density than the in-situ protection layer. 8. A thin film transistor, comprising: an active layer of an oxide semiconductor; source and drain electrodes on the active layer, wherein the source and drain electrodes comprise first source and drain electrodes of a second conductive film on the active layer, and second source and drain electrodes of a third conductive film on the first source and drain electrodes; a gate insulating layer on the active layer between the source and drain electrodes; a gate electrode of a first conductive film on the gate insulating layer; an in-situ protection layer of an oxide of the second conductive film on the active layer and the gate electrode; a lower passivation layer on the in-situ protection layer, the lower passivation layer directly contacting the third conductive film and the in-situ protection layer that are located over the active layer of the oxide semiconductor; and an upper passivation layer on the lower passivation layer.
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Amorphous oxide semiconductors · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.