Package with vertically spaced partially encapsulated contact structures

US10128165B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10128165-B2
Application numberUS-201715796771-A
CountryUS
Kind codeB2
Filing dateOct 28, 2017
Priority dateOct 31, 2016
Publication dateNov 13, 2018
Grant dateNov 13, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A package comprising at least one electronic chip, an encapsulant encapsulating at least part of the at least one electronic chip, a first electrically conductive contact structure extending partially within and partially outside of the encapsulant and being electrically coupled with at least one first terminal of at least one of the at least one electronic chip, and a second electrically conductive contact structure extending partially within and partially outside of the encapsulant and being electrically coupled with at least one second terminal of at least one of the at least one electronic chip, wherein at least a portion of the first electrically conductive contact structure and at least a portion of the second electrically conductive contact structure within the encapsulant are spaced in a direction between two opposing main surfaces of the package.

First claim

Opening claim text (preview).

What is claimed is: 1. A package, comprising: at least one electronic chip; an encapsulant encapsulating at least part of the at least one electronic chip; a first electrically conductive contact structure extending partially within and partially outside of the encapsulant and being electrically coupled with at least one first terminal of at least one of the at least one electronic chip; a second electrically conductive contact structure extending partially within and partially outside of the encapsulant and being electrically coupled with at least one second terminal of at least one of the at least one electronic chip; a first heat removal body thermally coupled to a first main surface of the at least one electronic chip and configured for removing thermal energy from the at least one electronic chip; wherein at least a portion of the first electrically conductive contact structure within the encapsulant and at least a portion of the second electrically conductive contact structure within the encapsulant are spaced in a direction between two opposing main surfaces of the package; and wherein both the first electrically conductive contact structure and the second electrically conductive contact structure are connected to the first heat removal body. 2. The package according to claim 1 , wherein the first electrically conductive contact structure comprises at least one first supply pin, in particular comprises at least one signal pin and the at least one first supply pin. 3. The package according to claim 2 , wherein the second electrically conductive contact structure comprises at least one second supply pin. 4. The package according to claim 3 , wherein the at least one first supply pin and the at least one second supply pin extend at least partly in different planes between the two opposing main surfaces of the package. 5. The package according to claim 3 , wherein the at least one first supply pin comprises a positive potential pin and the at least one second supply pin comprises a negative potential pin. 6. The package according to claim 2 , wherein the at least one first supply pin comprises a phase pin, in particular extending in the same plane as the positive potential pin. 7. The package according to claim 2 , wherein the at least one signal pin has a smaller dimension, in particular cross-sectional area, than the at least one first supply pin. 8. The package according to claim 2 , wherein the at least one signal pin extends out of the encapsulant along a first direction differing from, in particular opposing, a second direction along which the at least one first supply pin extends out of the encapsulant. 9. The package according to claim 1 , wherein at least a portion of the first electrically conductive contact structure and at least a portion of the second electrically conductive contact structure extend parallel to one another. 10. The package according to claim 1 , wherein the encapsulant comprises a main body and an extension being narrower than the main body, wherein the first electrically conductive contact structure and the second electrically conductive contact structure extend partly through the extension, and are in particular electrically decoupled from one another by electrically insulating material of the extension. 11. The package according to claim 1 , comprising a dielectric layer, in particular a dielectric foil, between a portion of the first electrically conductive contact structure and a portion of the second electrically conductive contact structure and electrically decoupling the first electrically conductive contact structure and the second electrically conductive contact structure from one another. 12. The package according to claim 1 , wherein at least one other portion, in particular an exposed portion outside of the encapsulant, of the second electrically conductive contact structure extends in the same plane as at least one other portion, in particular an exposed portion outside of the encapsulant, of the first electrically conductive contact structure. 13. The package according to claim 1 , wherein the encapsulant encapsulates part of the first heat removal body. 14. The package according to claim 13 , comprising a second heat removal body thermally coupled to a second main surface of the at least one electronic chip or of at least one further electronic chip and configured for removing thermal energy from the at least one electronic chip or of the at least one further electronic chip, wherein the encapsulant encapsulates part of the second heat removal body. 15. The package according to claim 1 , wherein at least one of the first electrically conductive contact structure and the second electrically conductive contact structure is a leadframe. 16. The package according to claim 1 , wherein at least one of the first electrically conductive contact structure and of the second electrically conductive contact structure comprises at least one strip-shaped pin, in particular having a rectangular cross section. 17. The package according to claim 1 , wherein a vertical distance between the portion of the first electrically conductive contact structure within the encapsulant and the portion of the second electrically conductive contact structure within the encapsulant is less than 1000 μm, in particular is in a range between 100 μm and 400 μm, more particularly is in a range between 200 μm and 300 μm. 18. The package according to claim 1 , wherein the first electrically conductive contact structure is entirely planar. 19. The package according to claim 1 , wherein the second electrically conductive contact structure has different planar sections extending in different planes. 20. The package according to claim 1 , wherein at least one of the first electrically conductive contact structure and the second electrically conductive contact structure extends out of the encapsulant at a lateral surface of the package between the two opposing main surfaces. 21. A power package, comprising: a plurality of semiconductor power chips; an encapsulant encapsulating at least part of each of the plurality of semiconductor power chips; a first electrically conductive contact structure extending partially within and partially outside of the encapsulant and being electrically coupled with at least one first terminal of at least one of the plurality of semiconductor power chips; a second electrically conductive contact structure extending partially within and partially outside of the encapsulant and being electrically coupled with at least one second terminal of at least one of the plurality of semiconductor power chips; a first heat removal body thermally coupled to a first main surface of the at least one electronic chip and configured for removing thermal energy from the at least one electronic chip; wherein at least a portion of the first electrically conductive contact structure and at least a portion of the second electrically conductive contact structure are vertically spaced and electrically decoupled from one another; and wherein both the first electrically conductive contact structure and the second electrically conductive contact structure are connected to the first heat removal body. 22. A vehicle, comprising a package according to claim 1 . 23. A method of manufacturing a package, wherein the method comprises: encapsulating at least part of at least one electronic chip with an encapsulant; providing a first electrically conducti

Assignees

Inventors

Classifications

  • comprising aluminium [Al] · CPC title

  • being rectangular · CPC title

  • Die-attach connectors and bond wires · CPC title

  • Die-attach connectors and bond wires · CPC title

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10128165B2 cover?
A package comprising at least one electronic chip, an encapsulant encapsulating at least part of the at least one electronic chip, a first electrically conductive contact structure extending partially within and partially outside of the encapsulant and being electrically coupled with at least one first terminal of at least one of the at least one electronic chip, and a second electrically condu…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H10W90/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 13 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).