Method for fabricating three-dimensional semiconductor device using buried stop layer in substrate
US-2024268119-A1 · Aug 8, 2024 · US
US10079171B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10079171-B2 |
| Application number | US-201415309224-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 8, 2014 |
| Priority date | Apr 30, 2014 |
| Publication date | Sep 18, 2018 |
| Grant date | Sep 18, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present invention relates to a method for the production of at least one three-dimensional layer of solid material, in particular for usage as wafer, and/or at least one tree-dimensional solid body. The inventive method preferably comprises the following steps: providing a work piece for removing of layers of solid material and/or the solid bodies, wherein the work piece comprises at least one exposed surface, generating defects inside the work piece, wherein the defects define at least one crack directing layer, wherein the crack directing layer describes at least one three-dimensional contour; attaching or generating a receiving layer at the exposed surface of work piece by forming a composite structure, thermal treating of the receiving layer for generating stresses inside the work piece, wherein the stresses are causing a crack propagation inside the work piece, wherein a layer of solid material or a three-dimensional solid body is separated along the crack directing layer due to the crack propagation, wherein a surface of the layer of solid material or a surface of the solid body corresponds to the three-dimensional contour of the crack directing layer.
Opening claim text (preview).
The invention claimed is: 1. A method for the production of at least one three-dimensional layer of solid material for usage as wafer and/or at least one three-dimensional solid body, the method comprising: providing a work piece for removing of layers of solid material and/or the solid body, wherein the work piece includes a first level surface portion and a second level surface portion, wherein the first level surface portion aligns substantially or exactly parallel to the second level surface portion; wherein the work piece includes at least one exposed surface formed by the second level surface portion; generating defects inside the work piece with laser beams of a laser, wherein the laser beams penetrate into the solid body through the second level surface portion; wherein the defects define at least one crack directing layer; wherein the crack directing layer describes at least one three-dimensional contour; attaching or generating a receiving layer at the exposed surface of the work piece by forming a composite structure; thermal treating of the receiving layer to generate stresses inside the work piece, wherein the stresses cause a crack propagation inside the work piece; wherein a layer of solid material or a three-dimensional solid body is separated along the crack directing layer due to the crack propagation, wherein a surface of the layer of solid material or a surface of the solid body corresponds to the three-dimensional contour of the crack directing layer; and wherein a shape of the crack directing layer has at least sectionally a contour of a pre-defined three-dimensional object, wherein the contour represents a mathematically definable form body. 2. The method of claim 1 wherein the mathematically definable form body is a lens or a parallelepiped. 3. The method of claim 1 wherein a defect generation apparatus is used for the generation of the defects. 4. The method of claim 3 wherein the defect generation apparatus is a ion gun or a laser. 5. The method of claim 1 further comprising attaching or generating of the receiving layer at the exposed surface of the work piece before the generation of the defects, wherein the receiving layer includes at least one locally varying property, wherein the laser beams are biased from the receiving layer in such a manner that the defects are generated in dependency of the at least one locally varying property. 6. The method of claim 5 wherein the thickness of the receiving layer is the locally varying property. 7. A wafer or uneven solid body produced by the method of claim 1 .
with separation or delamination along an ion implanted layer, e.g. Smart-cut · CPC title
Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement · CPC title
Grinding, lapping or polishing of wafers, substrates or parts of devices · CPC title
with electromagnetic radiation, e.g. laser annealing (laser cutting H10P54/20) · CPC title
Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.