Low error rate read operation in multi-module arrays
US-2025279127-A1 · Sep 4, 2025 · US
This page is not indexed by search engines while we improve data quality.
Saenz Juan patents
Saenz Juan is listed as an inventor on 18 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Saenz Juan |
| Total patents | 18 |
| First publication | Aug 22, 2017 |
| Latest publication | Sep 4, 2025 |
Notable patents
Publications ranked by popularity score, then publication date.
Apparatus and method for identifying memory cells for data refresh based on monitor cell in a resistive memory device
US-10319437-B2 · Jun 11, 2019 · US
Methods and apparatus for three-dimensional nonvolatile memory
US-10283567-B2 · May 7, 2019 · US
Methods and apparatus for three-dimensional nonvolatile memory
US-10283708-B2 · May 7, 2019 · US
ReRAM read state verification based on cell turn-on characteristics
US-10256402-B1 · Apr 9, 2019 · US
Reram read state verification based on cell turn-on characteristics
US-2019097132-A1 · Mar 28, 2019 · US
Identifying non-volatile memory cells for data refresh
US-2019088315-A1 · Mar 21, 2019 · US
Germanium-based barrier modulated cell
US-2018358550-A1 · Dec 13, 2018 · US
Germanium-based barrier modulated cell
US-10153430-B1 · Dec 11, 2018 · US
Methods and apparatus for three-dimensional nonvolatile memory
US-2018315794-A1 · Nov 1, 2018 · US
Recent patents
Latest publications not already listed above.
Methods and apparatus for three-dimensional nonvolatile memory
US-2018261766-A1 · Sep 13, 2018 · US
Methods and apparatus for three-dimensional nonvolatile memory
US-2018247975-A1 · Aug 30, 2018 · US
Multi-gate vertical field effect transistor with channel strips laterally confined by gate dielectric layers, and method of making thereof
US-10032908-B1 · Jul 24, 2018 · US
Multi-gate vertical field effect transistor with channel strips laterally confined by gate dielectric layers, and method of making thereof
US-2018197988-A1 · Jul 12, 2018 · US
Methods and apparatus for three-dimensional nonvolatile memory
US-2018166559-A1 · Jun 14, 2018 · US
Filament confinement in reversible resistance-switching memory elements
US-9805793-B2 · Oct 31, 2017 · US
Filament confinement in reversible resistance-switching memory elements
US-2017287557-A1 · Oct 5, 2017 · US
Controlling memory cell size in three dimensional nonvolatile memory
US-9741768-B1 · Aug 22, 2017 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Sandisk Technologies Llc | 16 |
| Sandisk Technologies Inc | 3 |
| Western Digital Tech Inc | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H10B63/845 | 15 |
| H10B63/34 | 13 |
| H10N70/823 | 11 |
| H10N70/8833 | 11 |
| H10N70/20 | 8 |