Watertight ray triangle intersection
US-2024355039-A1 · Oct 24, 2024 · US
This page is not indexed by search engines while we improve data quality.
Ohannessian Robert patents
Ohannessian Robert is listed as an inventor on 21 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Ohannessian Robert |
| Total patents | 21 |
| First publication | Mar 26, 2015 |
| Latest publication | Oct 24, 2024 |
Notable patents
Publications ranked by popularity score, then publication date.
Watertight ray triangle intersection
US-12067669-B2 · Aug 20, 2024 · US
Watertight tay triangle intersection
US-2023298258-A1 · Sep 21, 2023 · US
Watertight ray triangle intersection
US-11704863-B2 · Jul 18, 2023 · US
Watertight ray triangle intersection
US-2022230380-A1 · Jul 21, 2022 · US
Watertight ray triangle intersection
US-11328472-B2 · May 10, 2022 · US
Dynamically detecting uniformity and eliminating redundant computations to reduce power consumption
US-11055097-B2 · Jul 6, 2021 · US
Watertight ray triangle intersection
US-2021012552-A1 · Jan 14, 2021 · US
Watertight ray triangle intersection
US-10825230-B2 · Nov 3, 2020 · US
Watertight ray triangle intersection
US-2020051314-A1 · Feb 13, 2020 · US
Recent patents
Latest publications not already listed above.
Cooperative thread array granularity context switch during trap handling
US-10289418-B2 · May 14, 2019 · US
Cooperative thread array granularity context switch during trap handling
US-10095542-B2 · Oct 9, 2018 · US
Cooperative thread array granularity context switch during trap handling
US-2018052707-A1 · Feb 22, 2018 · US
Cooperative thread array granularity context switch during trap handling
US-9804885-B2 · Oct 31, 2017 · US
Alpha-to-coverage using virtual samples
US-9697641-B2 · Jul 4, 2017 · US
Approach for context switching of lock-bit protected memory
US-9678897-B2 · Jun 13, 2017 · US
Cooperative thread array granularity context switch during trap handling
US-2017010914-A1 · Jan 12, 2017 · US
Cooperative thread array granularity context switch during trap handling
US-9448837-B2 · Sep 20, 2016 · US
Technique for counting values in a register
US-9361105-B2 · Jun 7, 2016 · US
Dynamically detecting uniformity and eliminating redundant computations to reduce power consumption
US-2015100764-A1 · Apr 9, 2015 · US
Technique for counting values in a register
US-2015089207-A1 · Mar 26, 2015 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Nvidia Corp | 21 |
| Molnar Steven E | 1 |
| Kilgariff Emmett M | 1 |
| Donovan Walter E | 1 |
| Amsinck Christian | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06T15/005 | 10 |
| G06T1/20 | 9 |
| G06T15/06 | 9 |
| G06T1/60 | 9 |
| G06V10/44 | 9 |