Adaptive generalized concatenated codes for low power ECC with varying overhead
US-12587214-B2 · Mar 24, 2026 · US
This page is not indexed by search engines while we improve data quality.
Dor Avner patents
Dor Avner is listed as an inventor on 45 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Dor Avner |
| Total patents | 45 |
| First publication | Feb 26, 2015 |
| Latest publication | Mar 24, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Two-dimensional generalized concatenated codes with sub-fields
US-12525996-B2 · Jan 13, 2026 · US
Two-dimensional generalized concatenated codes with sub-fields
US-2026005709-A1 · Jan 1, 2026 · US
Adaptive generalized concatenated codes for low power ecc with varying overhead
US-2025379598-A1 · Dec 11, 2025 · US
Generalized hierarchical concatenated codes with fixed dimension and code length
US-12388468-B2 · Aug 12, 2025 · US
Encoding and decoding of data using generalized LDPC codes
US-12143123-B2 · Nov 12, 2024 · US
Soft reed-solomon decoder for a non-volatile memory
US-2024137048-A1 · Apr 25, 2024 · US
Soft reed-solomon decoder for a non-volatile memory
US-11942965-B1 · Mar 26, 2024 · US
Encoding and decoding of data using generalized ldpc codes
US-2023370090-A1 · Nov 16, 2023 · US
Encoding and decoding of data using generalized ldpc codes
US-2023308115-A1 · Sep 28, 2023 · US
Recent patents
Latest publications not already listed above.
Encoding and decoding of data using generalized LDPC codes
US-11750221-B1 · Sep 5, 2023 · US
Bch fast soft decoding beyond the (d-1)/2 bound
US-2023223958-A1 · Jul 13, 2023 · US
BCH fast soft decoding beyond the (d-1)/2 bound
US-11689221-B1 · Jun 27, 2023 · US
Low-power error correction code computation in GF (2R)
US-11438013-B2 · Sep 6, 2022 · US
Low-power error correction code computation in gf (2r)
US-2022021401-A1 · Jan 20, 2022 · US
Low power ecc for eufs
US-2021376859-A1 · Dec 2, 2021 · US
Low power ECC for eUFS
US-11184029-B1 · Nov 23, 2021 · US
Generalized concatenated error correction coding scheme with locality
US-11031956-B2 · Jun 8, 2021 · US
Nonvolatile memory devices and methods of controlling the same
US-10606760-B2 · Mar 31, 2020 · US
Storage devices including logical to physical address mapping and methods of operating
US-10528466-B2 · Jan 7, 2020 · US
Bose-chaudhuri-hocquenchem (BCH) encoding and decoding tailored for redundant array of inexpensive disks (RAID)
US-10387254-B2 · Aug 20, 2019 · US
Efficient generalized tensor product codes encoding schemes
US-10333554-B2 · Jun 25, 2019 · US
Nonvolatile memory devices and methods of controlling the same
US-10289561-B2 · May 14, 2019 · US
Bose-chaudhuri-hocquenchem (bch) encoding and decoding tailored for redundant array of inexpensive disks (raid)
US-2019114228-A1 · Apr 18, 2019 · US
Nonvolatile memory devices and methods of controlling the same
US-2019065392-A1 · Feb 28, 2019 · US
Nonvolatile memory devices and methods of controlling the same
US-2019050343-A1 · Feb 14, 2019 · US
Efficient generalized tensor product codes encoding schemes
US-2019007062-A1 · Jan 3, 2019 · US
Storage devices including logical to physical address mapping and methods of operating
US-2018357164-A1 · Dec 13, 2018 · US
Flash memory device including deduplication, and related methods
US-9841918-B2 · Dec 12, 2017 · US
Method and apparatus for encoding and decoding data in memory system
US-9792176-B2 · Oct 17, 2017 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Samsung Electronics Co Ltd | 45 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F11/1012 | 18 |
| H03M13/1515 | 16 |
| H03M13/152 | 15 |
| G11C29/42 | 12 |
| G06F12/0246 | 11 |