Implied fence on stream open
US-12578963-B2 · Mar 17, 2026 · US
This page is not indexed by search engines while we improve data quality.
Bui Duc patents
Bui Duc is listed as an inventor on 98 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Bui Duc |
| Total patents | 98 |
| First publication | Aug 28, 2018 |
| Latest publication | Mar 17, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Look-up table read
US-12547406-B2 · Feb 10, 2026 · US
Vector maximum and minimum with indexing
US-12481503-B2 · Nov 25, 2025 · US
Entering protected pipeline mode with clearing
US-2025291597-A1 · Sep 18, 2025 · US
Look-up table write
US-2025251938-A1 · Aug 7, 2025 · US
Hardware acceleration for pipelined floating point operations
US-2025245007-A1 · Jul 31, 2025 · US
Entering protected pipeline mode without annulling pending instructions
US-12373242-B2 · Jul 29, 2025 · US
Multiple instruction set architectures on a processing device
US-2025224957-A1 · Jul 10, 2025 · US
Pipeline protection for cpus with save and restore of intermediate results
US-2025217156-A1 · Jul 3, 2025 · US
Look-up table initialize
US-2025190218-A1 · Jun 12, 2025 · US
Recent patents
Latest publications not already listed above.
Entering protected pipeline mode with clearing
US-12321750-B2 · Jun 3, 2025 · US
Look up table with data element promotion
US-12321749-B2 · Jun 3, 2025 · US
Look-up table write
US-12314720-B2 · May 27, 2025 · US
Vector reverse
US-12307251-B2 · May 20, 2025 · US
Entering protected pipeline mode without annulling pending instructions
US-2025117247-A1 · Apr 10, 2025 · US
Multiple instruction set architectures on a processing device
US-12260219-B2 · Mar 25, 2025 · US
Look-up table initialize
US-12242852-B2 · Mar 4, 2025 · US
Vector floating-point classification
US-2025053420-A1 · Feb 13, 2025 · US
CPUs with capture queues to save and restore intermediate results and out-of-order results
US-12223327-B2 · Feb 11, 2025 · US
Streaming engine with deferred exception reporting
US-2025013518-A1 · Jan 9, 2025 · US
Vector floating-point classification
US-12164918-B2 · Dec 10, 2024 · US
Look-up table read
US-2024403054-A1 · Dec 5, 2024 · US
Vector maximum and minimum with indexing
US-2024320004-A1 · Sep 26, 2024 · US
Streaming engine with deferred exception reporting
US-12099400-B2 · Sep 24, 2024 · US
Look-up table read
US-12093690-B2 · Sep 17, 2024 · US
Vector maximum and minimum with indexing
US-12032961-B2 · Jul 9, 2024 · US
Vector reverse
US-2024201991-A1 · Jun 20, 2024 · US
Look-up table write
US-2024176620-A1 · May 30, 2024 · US
Look-up table write
US-11960891-B2 · Apr 16, 2024 · US
Vector reverse
US-11900112-B2 · Feb 13, 2024 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Texas Instruments Inc | 98 |
| Texas Instmments Incorporated | 3 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F9/30036 | 53 |
| G06F9/30145 | 52 |
| G06F9/30038 | 47 |
| G06F9/30105 | 46 |
| G06F9/30043 | 45 |