Secure master and secure guest endpoint security firewall
US-12423481-B2 · Sep 23, 2025 · US
This page is not indexed by search engines while we improve data quality.
Patent family 50486429
This patent family groups 15 related publications across US. Members often share priority claims or equivalent filings in different countries.
| Field | Value |
|---|---|
| Family ID | 50486429 |
| Family type | — |
| Earliest priority | Oct 24, 2012 |
| First filing country | US |
| Member publications | 15 |
| Countries | US |
| Representative publication | US12423481B2 — Secure master and secure guest endpoint security firewall |
Representative publication
Best representative member for this family based on priority and filing country.
US12423481B2 — Secure master and secure guest endpoint security firewall (published Sep 23, 2025)
Member publications
Related publications in this family.
Secure master and secure guest endpoint security firewall
US-2023048071-A1 · Feb 16, 2023 · US
Secure master and secure guest endpoint security firewall
US-11501024-B2 · Nov 15, 2022 · US
Secure master and secure guest endpoint security firewall
US-2018357448-A1 · Dec 13, 2018 · US
Secure master and secure guest endpoint security firewall
US-10037439-B2 · Jul 31, 2018 · US
Multicore, multibank, fully concurrent coherence controller
US-9652404-B2 · May 16, 2017 · US
Multi-master cache coherent speculation aware memory controller with advanced arbitration, virtualization and EDC
US-9489314-B2 · Nov 8, 2016 · US
Multi-processor, multi-domain, multi-protocol cache coherent speculation aware shared memory controller and interconnect
US-9465767-B2 · Oct 11, 2016 · US
Deadlock-avoiding coherent system on chip interconnect
US-9372808-B2 · Jun 21, 2016 · US
Multicore, multibank, fully concurrent coherence controller
US-2016162407-A1 · Jun 9, 2016 · US
Multicore, multibank, fully concurrent coherence controller
US-9298665-B2 · Mar 29, 2016 · US
Multi-Processor, Multi-Domain, Multi-Protocol Cache Coherent Speculation Aware Shared Memory Controller and Interconnect
US-2016055096-A1 · Feb 25, 2016 · US
Multi-processor, multi-domain, multi-protocol cache coherent speculation aware shared memory controller and interconnect
US-9208120-B2 · Dec 8, 2015 · US
Coherence controller slot architecture allowing zero latency write commit
US-9129071-B2 · Sep 8, 2015 · US
Hazard detection and elimination for coherent endpoint allowing out-of-order execution
US-9075928-B2 · Jul 7, 2015 · US