Systems, apparatuses, and methods for setting an output mask in a destination writemask register from a source write mask register using an input writemask and immediate
US-2018067743-A1 · Mar 8, 2018 · US
This page is not indexed by search engines while we improve data quality.
Lee Victor W patents
Lee Victor W holds 9 patents in our database, with recent filings and technology areas summarized below.
| Metric | Value |
|---|---|
| Total patents | 9 |
| Recent patents | 0 |
| First publication | Oct 6, 2015 |
| Latest publication | Mar 8, 2018 |
Filing trend
Year-over-year patent counts for this assignee.
Recent patents
Latest publications where this party is an assignee.
Apparatus and method for propagating conditionally evaluated values in SIMD/vector execution using an input mask register
US-9798541-B2 · Oct 24, 2017 · US
Method and apparatus for stream buffer management instructions
US-9727471-B2 · Aug 8, 2017 · US
Systems, apparatuses, and methods for setting an output mask in a destination writemask register from a source write mask register using an input writemask and immediate
US-9703558-B2 · Jul 11, 2017 · US
Vector instructions to enable efficient synchronization and parallel reduction operations
US-9513905-B2 · Dec 6, 2016 · US
Notable patents
Representative or frequently cited publications from precomputed assignee stats.
Systems, apparatuses, and methods for setting an output mask in a destination writemask register from a source write mask register using an input writemask and immediate
US-2018067743-A1 · Mar 8, 2018 · US
Apparatus and method for propagating conditionally evaluated values in SIMD/vector execution using an input mask register
US-9798541-B2 · Oct 24, 2017 · US
Method and apparatus for stream buffer management instructions
US-9727471-B2 · Aug 8, 2017 · US
Systems, apparatuses, and methods for setting an output mask in a destination writemask register from a source write mask register using an input writemask and immediate
US-9703558-B2 · Jul 11, 2017 · US
Vector instructions to enable efficient synchronization and parallel reduction operations
US-9513905-B2 · Dec 6, 2016 · US
Top CPC classifications
Most common classification codes in this portfolio.
| CPC | Patents |
|---|---|
| G06F9/30038 | 6 |
| G06F9/30036 | 6 |
| G06F9/30018 | 6 |
| G06F9/30043 | 3 |
| G06F9/30072 | 3 |
Technology areas
Mapped technology topics for this assignee.
| Technology | Patents |
|---|---|
| Physics | 9 |
| Electricity | 1 |