Electrochromic window fabrication methods

US9995985B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9995985-B2
Application numberUS-201615364162-A
CountryUS
Kind codeB2
Filing dateNov 29, 2016
Priority dateNov 8, 2010
Publication dateJun 12, 2018
Grant dateJun 12, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods of manufacturing electrochromic windows are described. Insulated glass units (IGU's) are protected, e.g. during handling and shipping, by a protective bumper. The bumper can be custom made using IGU dimension data received from the IGU fabrication tool. The bumper may be made of environmentally friendly materials. Laser isolation configurations and related methods of patterning and/or configuring an electrochromic device on a substrate are described. Edge deletion is used to ensure a good seal between spacer and glass in an IGU and thus better protection of an electrochromic device sealed in the IGU. Configurations for protecting the electrochromic device edge in the primary seal and maximizing viewable area in an electrochromic pane of an IGU are also described.

First claim

Opening claim text (preview).

We claim: 1. A method of processing an EC device coating on a substrate, the method comprising: 1) removing the EC device coating from a peripheral region of the substrate, wherein the peripheral region is between about 1 mm and about 20 mm wide and spans the entire perimeter of the substrate; and 2) sealing the entire perimeter edge of the EC device coating within the primary seal of an insulated glass unit (IGU), wherein the EC device coating is configured to tint to its perimeter edge, wherein the perimeter edge is sandwiched between a spacer of the IGU and the substrate where the primary seal is disposed. 2. The method of claim 1 , wherein the peripheral region is between about 5 mm and about 15 mm wide. 3. The method of claim 1 , wherein the peripheral region is between about 8 mm and about 10 mm wide. 4. The method of claim 1 , wherein at least a portion of the substrate surface is also removed from the peripheral region. 5. The method of claim 4 , wherein a thickness of between about 0.5 μm and about 3 μm of the substrate surface is removed. 6. The method of claim 1 , wherein removing the EC device coating from the peripheral region of the substrate comprises using laser ablation. 7. The method of claim 6 , wherein the energy density of the laser ablation is between about 2 J/cm 2 and about 6 J/cm 2 . 8. The method of claim 6 , wherein the laser ablation comprises overlapping laser scanning lines by between about 5% and about 75%. 9. The method of claim 6 , wherein the laser ablation has a frequency in the range of between about 11 KHz and about 500 KHz. 10. The method of claim 6 , wherein the laser ablation has a pulse duration of between about 100 fs and about 100 ns. 11. The method of claim 1 , wherein the EC device coating comprises no electrical isolation scribes. 12. The method of claim 1 , further comprising applying one or more bus bars, wherein the one or more bus bars are configured to deliver power to the EC device coating and are also sealed within the primary seal of the IGU. 13. The method of claim 1 , further comprising, prior to 2): i) forming a bus bar pad expose by exposing a portion of a lower transparent conducting oxide layer, closest to the substrate, of the EC device coating, the EC device coating perimeter edge extending to the bus bar pad expose; ii) applying a first bus bar to the bus bar pad expose; and iii) applying a second bus bar to an upper transparent conducting oxide layer of the EC device coating. 14. The method of claim 13 , wherein the first and second bus bars are backset by between about 1 mm and about 5 mm from the inner perimeter of a spacer used to form the IGU. 15. The method of claim 14 , wherein the spacer width is between about 5 mm and about 15 mm. 16. The method of claim 14 , wherein the spacer width is between about 5 mm and about 10 mm. 17. The method of claim 14 , wherein the spacer is a foam spacer. 18. The method of claim 13 , wherein the bus bar pad expose is also sealed within the primary seal of the IGU. 19. The method of claim 1 , wherein the primary seal of the IGU comprises polyisobutylene. 20. The method of claim 1 , further comprising forming a secondary seal of the IGU, around the outer perimeter of a spacer used to form the IGU. 21. The method of claim 1 , wherein the substrate comprises annealed glass. 22. The method of claim 1 , further comprising applying a hermetic layer to the EC device coating. 23. The method of claim 1 , wherein the EC device coating is all solid state and inorganic.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9995985B2 cover?
Methods of manufacturing electrochromic windows are described. Insulated glass units (IGU's) are protected, e.g. during handling and shipping, by a protective bumper. The bumper can be custom made using IGU dimension data received from the IGU fabrication tool. The bumper may be made of environmentally friendly materials. Laser isolation configurations and related methods of patterning and/or c…
Who is the assignee on this patent?
View Inc
What technology area does this patent fall under?
Primary CPC classification G02F1/1533. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 12 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).