Resistive RAM structure and method of fabrication thereof

US9978938B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9978938-B2
Application numberUS-201514941037-A
CountryUS
Kind codeB2
Filing dateNov 13, 2015
Priority dateNov 13, 2015
Publication dateMay 22, 2018
Grant dateMay 22, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A metal-insulator-metal (MIM) capacitor structure of an RRAM device includes a first electrode and a second electrode with an insulating layer interposing the first and second electrodes. The conductive filament providing for a switching function of the RRAM device may be formed within the insulating layer. Further, a nitrogen-rich metal layer interposes the second electrode and the insulating layer. The nitrogen-rich metal layer includes a greater nitrogen concentration than that of the adjacent second electrode.

First claim

Opening claim text (preview).

What is claimed is: 1. A metal-insulator-metal (MIM) capacitor structure, comprising: a first electrode and a second electrode, wherein the second electrode is a metal-rich metal nitride layer; an insulating layer interposing the first and second electrodes, wherein the insulating layer is operable to form a conductive filament of oxygen vacancies in the insulating layer during operation of a resistive random access memory (RRAM) device including the MIM capacitor structure; and a nitrogen-rich metal layer interposing the second electrode and the insulating layer. 2. The MIM capacitor structure of claim 1 , wherein the nitrogen-rich metal layer includes greater than 5% excess nitrogen. 3. The MIM capacitor structure of claim 1 , wherein the nitrogen-rich metal layer is nitrogen-rich TiN and the second electrode is Ti-rich TiN. 4. The MIM capacitor structure of claim 1 , wherein the insulating layer is a high-k dielectric. 5. The MIM capacitor structure of claim 1 , further comprising: a capping layer interposing the insulating layer and the first electrode. 6. The MIM capacitor structure of claim 1 , wherein the nitrogen-rich metal layer is selected from the group consisting of TiN, TaN, HfN, ZrN, WN, NbN, MoN, and combinations thereof. 7. The MIM capacitor structure of claim 1 , wherein the first electrode is a metal-rich metal nitride having a first type of metal and the nitrogen-rich metal layer is a metal nitride having the first type of metal. 8. The MIM capacitor structure of claim 1 , wherein the second electrode is the metal-rich metal nitride layer having a first nitrogen-concentration, wherein the first nitrogen concentration is substantially constant from a top surface to a bottom surface of the second electrode, and wherein the nitrogen-rich metal layer has a second nitrogen-concentration greater than the first nitrogen-concentration. 9. A MIM capacitor of a resistive random access memory (RRAM) device, comprising: a top electrode disposed over a semiconductor substrate; a bottom electrode disposed between the top electrode and the semiconductor substrate, wherein the bottom electrode includes a first composition of a nitride of a first metal, wherein the first composition is a metal-rich metal nitride; a dielectric layer interposing the top and bottom electrodes, wherein the dielectric layer is operable to form a conductive filament during operation of the RRAM device; and a metal nitride layer formed between the bottom electrode and the dielectric layer, wherein the metal nitride layer includes a second composition of a nitride of the first metal wherein the second composition is a nitride-rich metal nitride and has a greater atomic percentage of nitrogen than the bottom electrode. 10. The MIM capacitor of claim 9 , wherein the metal nitride layer directly interfaces the bottom electrode. 11. The MIM capacitor of claim 9 , wherein the metal nitride layer directly interfaces the dielectric layer. 12. The MIM capacitor of claim 9 , wherein the first metal is one of Ta, Ti, Hf, Zr, W, Nb, Mo, and combinations thereof. 13. The MIM capacitor of claim 9 , wherein the greater atomic percentage of nitrogen of the metal nitride layer includes at least 5% greater atomic percentage than the bottom electrode. 14. The MIM capacitor of claim 9 , wherein the atomic percentage of nitrogen in the metal nitride layer is between approximately 1.0 and approximately 1.1 and an atomic percentage of nitrogen in the bottom electrode is between approximately 0.90 and approximately 0.98. 15. The MIM capacitor of claim 9 , wherein the bottom electrode is titanium-rich TiN and the metal nitride layer is nitrogen-rich TiN. 16. A method, comprising: providing a semiconductor substrate; and forming a metal-insulator-metal capacitor over the semiconductor substrate, wherein the forming the MIM capacitor includes: depositing a barrier layer directly on an interconnect layer disposed over the semiconductor substrate, wherein the barrier layer has a first metal composition; depositing a bottom electrode over a semiconductor substrate wherein the bottom electrode has a second metal composition different than the first metal composition and has a first nitrogen concentration, wherein a bottom surface of the bottom electrode having the first second metal composition and the first nitrogen concentration is formed interfacing the barrier layer; after or concurrently with depositing the bottom electrode, forming a region on the bottom electrode having a second nitrogen concentration, greater than the first nitrogen concentration; depositing a dielectric layer on the region; and forming a top electrode over the dielectric layer. 17. The method of claim 16 , wherein the forming the region on the bottom electrode having the second nitrogen concentration includes performing a plasma treatment on the bottom electrode to increase a nitrogen content of a surface region of the bottom electrode. 18. The method of claim 16 , wherein the forming the region on the bottom electrode having the second nitrogen concentration includes: forming the bottom electrode by a deposition process using a first nitrogen flow rate; and thereafter, continuing the deposition process using a second nitrogen flow rate, wherein the second nitrogen flow rate is greater than the first nitrogen flow rate. 19. The method of claim 16 , further comprising: providing a voltage to the MIM capacitor to form a conductive filament in the dielectric layer. 20. The method of claim 16 , further comprising: forming the interconnect layer of copper disposed in an interlayer dielectric layer (ILD).

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9978938B2 cover?
A metal-insulator-metal (MIM) capacitor structure of an RRAM device includes a first electrode and a second electrode with an insulating layer interposing the first and second electrodes. The conductive filament providing for a switching function of the RRAM device may be formed within the insulating layer. Further, a nitrogen-rich metal layer interposes the second electrode and the insulating …
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L45/08. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 22 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).