Chip package and method of forming a chip package

US9941181B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9941181-B2
Application numberUS-201715599492-A
CountryUS
Kind codeB2
Filing dateMay 19, 2017
Priority dateMay 20, 2016
Publication dateApr 10, 2018
Grant dateApr 10, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In various embodiments, a chip package is provided. The chip package may include a chip including a chip metal surface, a metal contact structure electrically contacting the chip metal surface, and packaging material including a contact layer being in physical contact with the chip metal surface and/or with the metal contact structure; wherein at least in the contact layer of the packaging material, a summed concentration of chemically reactive sulfur, chemically reactive selenium and chemically reactive tellurium is less than 10 atomic parts per million.

First claim

Opening claim text (preview).

What is claimed is: 1. A chip package, comprising: a chip comprising a chip metal surface; a metal contact structure electrically contacting the chip metal surface; and a packaging material comprising a contact layer being in physical contact with the chip metal surface and/or with the metal contact structure; wherein at least in the contact layer of the packaging material, a summed concentration of chemically reactive sulfur, chemically reactive selenium and chemically reactive tellurium is less than 10 atomic parts per million. 2. The chip package of claim 1 , wherein, in the packaging material as a whole, a summed concentration of chemically reactive sulfur, chemically reactive selenium and chemically reactive tellurium is less than 10 atomic parts per million. 3. The chip package of claim 1 , wherein at least the contact layer comprises a stable compound comprising sulfur, selenium and/or tellurium. 4. The chip package of claim 3 , wherein the stable compound is a reaction product of a component of the packaging material with sulfur, selenium and/or tellurium. 5. The chip package of claim 3 , wherein the stable compound comprises an oligomer or a polymer. 6. The chip package of claim 4 , wherein the component of the packaging material comprises a maleimide, a bismaleimide, a derivative of an amino acid, and/or tetraethyl orthosilicate. 7. The chip package of claim 4 , wherein the component comprises a filler material, a coloring material, a catalyst, a flexibilizer, a wax, an adhesion promoter, or a stabilizer, e.g. a UV stabilizer, an oxidation stabilizer, or a temperature decomposition stabilizer, of the packaging material. 8. The chip package of claim 3 , wherein the stable compound comprises a first functional group and a second functional group comprising the sulfur, selenium and/or tellurium, wherein the first functional group has a higher affinity for bonding with the chip metal surface and/or with the metal contact structure than the second functional group. 9. The chip package of claim 8 , wherein the first functional group comprises one of an amino, azole, silanol, or carboxyl functional group. 10. A method of forming a chip package, comprising: electrically contacting a metal contact structure to a chip metal surface of a chip; and at least partially encapsulating the chip and the metal contact structure with packaging material, thereby forming a contact layer of packaging material, the contact layer being in physical contact with the chip and/or with the metal contact structure, wherein, in the contact layer, a summed concentration of chemically reactive sulfur, chemically reactive selenium and chemically reactive tellurium is less than 10 atomic parts per million. 11. The method of claim 10 , further comprising: adding a component to the packaging material, the component reacting with sulfur, selenium and/or tellurium to form a stable compound comprising sulfur, selenium and/or tellurium. 12. The method of claim 11 , wherein the adding the component to the packaging material is executed after the at least partially encapsulating the chip and the metal contact structure with the packaging material. 13. The method of claim 10 , further comprising: adjusting a pH value of the packaging material to a range between 3 and 6 or to a range between 7 and 10.

Assignees

Inventors

Classifications

  • between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title

  • between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title

  • the semiconductor body being completely enclosed · CPC title

  • Encapsulations, e.g. protective coatings · CPC title

  • comprising copper [Cu] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9941181B2 cover?
In various embodiments, a chip package is provided. The chip package may include a chip including a chip metal surface, a metal contact structure electrically contacting the chip metal surface, and packaging material including a contact layer being in physical contact with the chip metal surface and/or with the metal contact structure; wherein at least in the contact layer of the packaging mate…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H10W74/473. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 10 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).