Near-zero latency analog bi-quad infinite impulse response filter
US-11689393-B1 · Jun 27, 2023 · US
US9940415B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9940415-B2 |
| Application number | US-201615019445-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 9, 2016 |
| Priority date | Mar 22, 2011 |
| Publication date | Apr 10, 2018 |
| Grant date | Apr 10, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method and system for designing and implementing a finite impulse response (FIR) filter to create a plurality of output signals, each output signal having the same frequency but at a different phase shift from the other output(s), is described. Values are determined for the resistors, or other elements having impedance values, in a FIR filter having a plurality of outputs, such that each output has the same frequency response but a different phase than the other output(s). This is accomplished by the inclusion of a phase factor in the time domain calculation of the resistor values that does not change the response in the frequency domain. The phase shift is constant and independent of the frequency of the output signal.
Opening claim text (preview).
What is claimed is: 1. A method of designing and building a finite impulse response filter having a delay line containing a plurality of delay elements, comprising: receiving at a processor a selected frequency response for the filter; calculating by the processor an impedance value for each of a first plurality of impedance elements of a single type by approximating a first set of Fourier transform coefficients corresponding to the selected frequency response with a first phase factor and selecting a set of impedance values that are an inverse of the first set of Fourier transform coefficients, each impedance element from the first plurality of impedance elements to be coupled to the delay line after a different delay element than each other impedance element in the first plurality of impedance elements so as to receive a delayed input signal and provide an output weighted by the impedance value of the impedance element, the impedance values of the first plurality of impedance elements calculated such that a sum of the outputs of the first plurality of impedance elements is a first output signal of the selected frequency response; calculating by the processor an impedance value for each of a second plurality of impedance elements of a single type by approximating a second set of Fourier transform coefficients corresponding to the selected frequency response with a second phase factor and selecting a set of impedance values that are an inverse of the second set of Fourier transform coefficients, each impedance element from the second plurality of impedance elements to be coupled to the delay line after a different delay element than each other impedance element in the second plurality of impedance elements so as to receive a delayed input signal and provide an output weighted by the impedance value of the impedance element, the impedance values of the second set of impedance elements calculated such that a sum of the outputs of the second plurality of impedance elements is a second output signal of the selected frequency response, but having a different phase from the first output signal; and building a finite impulse response filter having the first and second pluralities of impedance elements, with the outputs of the first plurality of impedance elements connected to provide the first output signal, and the outputs of the second plurality of impedance elements connected to provide the second output signal. 2. The method of claim 1 , wherein calculating by the processor a first set of Fourier coefficients further comprises calculating the first set of Fourier coefficients by an iterative method. 3. The method of claim 2 , wherein calculating by the processor the first set of Fourier coefficients by an iterative method further comprises calculating the first set of Fourier coefficients by a Parks-McClellan method. 4. The method of claim 1 , wherein approximating a second set of Fourier transform coefficients corresponding to the selected frequency response with a second phase factor is accomplished by multiplying the first set of Fourier coefficients by a sine wave. 5. The method of claim 1 , wherein approximating a second set of Fourier transform coefficients corresponding to the selected frequency response with a second phase factor is accomplished by reversing the first set of Fourier coefficients. 6. The method of claim 1 , wherein approximating a second set of Fourier transform coefficients corresponding to the selected frequency response with a second phase factor is accomplished by multiplying the first set of Fourier coefficients by a window function. 7. The method of claim 6 , wherein the window function is a Kaiser window function. 8. The method of claim 7 , wherein the Kaiser window function is parameterized to α=3. 9. The method of claim 1 wherein the first and second pluralities of impedance elements of a single type are resistors. 10. The method of claim 1 wherein the first and second pluralities of impedance elements of a single type are capacitors. 11. The method of claim 1 wherein the first and second pluralities of impedance elements of a single type are inductors. 12. The method of claim 1 wherein the first and second pluralities of impedance elements of a single type are MOSFETs. 13. A finite impulse response filter comprising: an input configured to receive an input signal; a delay line comprising a plurality of delay elements in series and connected to the input for propagating and delaying the input signal; a first plurality of buffers, each buffer in the first plurality of buffers receiving the delayed input signal after the input signal has passed through a separate one of the plurality of delay elements; a first plurality of impedance elements of a single type having impedance values, each of the first plurality of impedance elements connected to a different one of the first plurality of buffers than each other impedance element in the first plurality of impedance elements so as to receive a delayed input signal and provide an output weighted by the impedance value of the impedance element, the impedance values of the first plurality of impedance elements being the inverse of a first set of approximated Fourier transform coefficients corresponding to the selected frequency response with a first phase factor, such that the sum of the outputs of the first plurality of impedance elements produces a selected frequency response to the input signal; a first output connected to the first plurality of impedance elements to produce a first output signal having the selected frequency response; a second plurality of buffers, each buffer in the second plurality of buffers receiving the delayed input signal after the input signal has passed through a separate one of the plurality of delay elements; a second plurality of impedance elements of a single type having impedance values, each of the second plurality of impedance elements connected to a different one of the second plurality of buffers than each other impedance element in the second plurality of impedance elements so as to receive a delayed input signal and provide an output weighted by the impedance value of the impedance element, the impedance values of the second plurality of impedance elements being the inverse of a second set of approximated Fourier transform coefficients corresponding to the selected frequency response with a second phase factor, such that the sum of the outputs of the second plurality of impedance elements produces the selected frequency response to the input signal as the first plurality of impedance elements but at a different phase; and a second output connected to the second plurality of impedance elements to produce a second output signal having the selected frequency response, at the different phase from the first output signal. 14. The finite impulse response filter of claim 13 wherein the first and second pluralities of impedance elements of a single type are resistors. 15. The finite impulse response filter of claim 13 wherein the second set of Fourier coefficients is the reverse of the first set of Fourier coefficients. 16. A finite impulse response filter comprising: an input configured to receive an input signal; a delay line comprising a plurality of delay elements in series and connected to the input for propagating and delaying the input signal; a plurality of buffers, each buffer receiving the delayed input signal after the input signal has passed through a separate one of the plurality of delay elements; a first plurality of impedance elements of a single type having impedance va
Zero-crossing detectors (in measuring circuits G01R19/175) · CPC title
Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors (distributing, switching or gating arrangements H03K17/00) · CPC title
Design optimisation, verification or simulation (optimisation, verification or simulation of circuit designs G06F30/30) · CPC title
using analogue shift registers · CPC title
Physics · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.