Semiconductor package, smart card and method for producing a semiconductor package

US9935042B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9935042-B2
Application numberUS-201715609136-A
CountryUS
Kind codeB2
Filing dateMay 31, 2017
Priority dateMay 31, 2016
Publication dateApr 3, 2018
Grant dateApr 3, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor package includes a chip, a layer which is thermally coupled to the chip and which is formed from a material having a triggering temperature of greater than or equal to 200° C., starting from which an exothermic reaction takes place, and encapsulating material which at least partly covers the chip and the layer. The layer is configured in such a way and is arranged relative to the chip in such a way that, in the case of a triggered exothermic reaction of the material of the layer, at least one component of the chip is damaged on account of the temperature increase caused by the exothermic reaction.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor package, comprising: a chip; a layer which is thermally coupled to the chip and which is formed from a material having a triggering temperature of greater than or equal to 200° C., starting from which an exothermic reaction takes place; and an encapsulating material which at least partly covers the chip and the layer; wherein the layer is configured in such a way and is arranged relative to the chip in such a way that, in the case of a triggered exothermic reaction of the material of the layer, at least one component of the chip is damaged on account of the temperature increase caused by the exothermic reaction; wherein the layer is a thermodynamically metastable inorganic layer, and wherein the material of the thermodynamically metastable inorganic layer is an Li-based compound. 2. The semiconductor package of claim 1 , wherein the Li-based compound is an Li metal oxide. 3. The semiconductor package of claim 1 , wherein the Li-based compound is an Li-based compound comprising one or more transition metals. 4. The semiconductor package of claim 1 , wherein the layer has a layer thickness of at least 10 μm. 5. The semiconductor package of claim 1 , wherein the encapsulating material comprises or is formed from a highly crosslinked encapsulating material. 6. The semiconductor package of claim 1 , wherein a temperature increase by at least 400° C. takes place at the at least one component of the chip. 7. The semiconductor package of claim 1 , wherein, upon triggering of an exothermic reaction of the material of the layer, the triggered exothermic reaction takes place in an oxygen-containing environment. 8. A method for producing a semiconductor package, the method comprising: thermally coupling a layer to a chip, which layer is formed from a material having a triggering temperature of greater than or equal to 200° C., starting from which an exothermic reaction takes place; and at least partly covering the chip and the layer with an encapsulating material; wherein the layer is configured in such a way and is arranged relative to the chip in such a way that, in the case of a triggered exothermic reaction of the material of the layer, at least one component of the chip is damaged on account of the temperature increase caused by the exothermic reaction; wherein the layer is a thermodynamically metastable inorganic layer, and wherein the material of the thermodynamically metastable inorganic layer is an Li-based compound. 9. A smart card, comprising: a smart card body; and a semiconductor package, comprising: a chip; a layer which is thermally coupled to the chip and which is formed from a material having a triggering temperature of greater than or equal to 200° C., starting from which an exothermic reaction takes place; and an encapsulating material which at least partly covers the chip and the layer; wherein the layer is configured in such a way and is arranged relative to the chip in such a way that, in the case of a triggered exothermic reaction of the material of the layer, at least one component of the chip is damaged on account of the temperature increase caused by the exothermic reaction; wherein the layer is a thermodynamically metastable inorganic layer, and wherein the material of the thermodynamically metastable inorganic layer is an Li-based compound.

Assignees

Inventors

Classifications

  • Encapsulations, e.g. protective coatings · CPC title

  • Package configurations · CPC title

  • Dispositions of multiple connectors or interconnections · CPC title

  • Interconnections or connectors in packages · CPC title

  • for flat cards, e.g. credit cards · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9935042B2 cover?
A semiconductor package includes a chip, a layer which is thermally coupled to the chip and which is formed from a material having a triggering temperature of greater than or equal to 200° C., starting from which an exothermic reaction takes place, and encapsulating material which at least partly covers the chip and the layer. The layer is configured in such a way and is arranged relative to th…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H10W42/40. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 03 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).