Method of fabricating epitaxial gate dielectrics and semiconductor device of the same

US9853150B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9853150-B1
Application numberUS-201615236541-A
CountryUS
Kind codeB1
Filing dateAug 15, 2016
Priority dateAug 15, 2016
Publication dateDec 26, 2017
Grant dateDec 26, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of fabricating epitaxial gate dielectric includes forming a Sr x Ba y M z TiO 3 gate dielectric on a fin, and 0≦x, y and z≦1, x+y+z=1, and M is calcium or magnesium. One of x and y is not 0. The Sr x Ba y M z TiO 3 gate dielectric includes a plurality of Sr x Ba y M z TiO 3 dielectric films. Each of the Sr x Ba y M z TiO 3 dielectric films has different ratio of x, y, and z. The fin is then oxidized to form a silicon oxide in between the Sr x Ba y M z TiO 3 gate dielectric and the fin. A dielectric layer is disposed on the Sr x Ba y M z TiO 3 gate dielectric. Subsequently a metal gate layer is deposited on the dielectric layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of fabricating epitaxial gate dielectrics, comprising: forming a ferroelectric gate material on a fin; forming a silicon oxide between the ferroelectric gate material and the fin; and forming a metal gate layer on the ferroelectric gate material. 2. The method of fabricating epitaxial gate dielectrics according to claim 1 , wherein forming the ferroelectric gate material on the fin includes epitaxially growing the ferroelectric gate material. 3. The method of fabricating epitaxial gate dielectrics according to claim 1 , wherein forming the ferroelectric gate material on the fin includes forming a plurality of ferroelectric films. 4. The method of fabricating epitaxial gate dielectrics according to claim 3 , wherein forming the plurality of ferroelectric films includes varying an amount of a ferroelectric material. 5. The method of fabricating epitaxial gate dielectrics according to claim 4 , wherein the ferroelectric material includes strontium and barium. 6. The method of fabricating epitaxial gate dielectrics according to claim 1 , wherein forming the silicon oxide between the ferroelectric gate material and the fin includes oxidizing the fin. 7. The method of fabricating epitaxial gate dielectrics according to claim 6 , wherein oxidizing the fin includes thermal oxidation, plasma oxidation, and high-pressure oxidation. 8. The method of fabricating epitaxial gate dielectrics according to claim 1 , further comprising: forming a dielectric layer on the ferroelectric gate material. 9. A method of forming epitaxial gate dielectrics comprising: forming a Sr x Ba y M z TiO 3 gate dielectric on a fin, wherein 0≦x, y and z≦1, x+y+z=1, x is not equal to y, and M is calcium or magnesium; oxidizing the fin; and forming a metal gate layer on the Sr x Ba y M z TiO 3 gate dielectric. 10. The method of forming epitaxial gate dielectrics according to claim 9 , wherein forming the Sr x Ba y M z TiO 3 gate dielectric on the fin includes epitaxially growing the Sr x Ba y M z TiO3 gate dielectric. 11. The method of forming epitaxial gate dielectrics according to claim 9 , wherein forming the Sr x Ba y M z TiO 3 gate dielectric on the fin includes forming a plurality of Sr x Ba y M z TiO 3 dielectric films. 12. The method of forming epitaxial gate dielectrics according to claim 11 , wherein forming the plurality of Sr x Ba y M z TiO 3 dielectric films includes varying the amount of x, y, and z of each of the Sr x Ba y M z TiO 3 dielectric films. 13. The method of forming epitaxial gate dielectrics according to claim 9 , further comprising: forming a dielectric layer on the Sr x Ba y M z TiO 3 gate dielectric. 14. The method of forming epitaxial gate dielectrics according to claim 11 , wherein forming the plurality of Sr x Ba y M z TiO 3 dielectric films includes: forming a first Sr x Ba y M z TiO 3 dielectric film on the fin; and forming a second Sr x Ba y M z TiO 3 dielectric film on the first Sr x Ba y M z TiO 3 dielectric film, wherein x of the first Sr x Ba y M z TiO 3 dielectric film and the second Sr x Ba y M z TiO 3 dielectric film are different. 15. A method of forming epitaxial gate dielectrics, the method comprising: forming a fin on a semiconductor substrate; forming a ferroelectric gate material on the fin; oxidizing the fin to form a silicon oxide between the fin and the ferroelectric gate material; and forming a metal gate layer on the ferroelectric gate material. 16. The method of claim 15 , wherein the oxidizing the fin comprises thermal oxidation, plasma oxidation, and high-pressure oxidation. 17. The method of claim 15 , wherein the forming the ferroelectric gate material comprises epitaxially growing a Sr x Ba y M z TiO 3 gate dielectric film on the fin, wherein 0≦x, y and z≦1, x+y+z=1, x is not equal to y, and M is calcium or magnesium. 18. The method of claim 16 , further comprising: forming a plurality of Sr x Ba y M z TiO 3 ferroelectric films on the fin; and varying the amount of x, y and z in each of the Sr x Ba y M z TiO 3 ferroelectric films. 19. The method of claim 15 , wherein the ferroelectric gate material comprises strontium and barium. 20. The method of claim 15 , further comprising: forming a dielectric layer on the ferroelectric gate material.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9853150B1 cover?
A method of fabricating epitaxial gate dielectric includes forming a Sr x Ba y M z TiO 3 gate dielectric on a fin, and 0≦x, y and z≦1, x+y+z=1, and M is calcium or magnesium. One of x and y is not 0. The Sr x Ba y M z TiO 3 gate dielectric includes a plurality of Sr x Ba y M z TiO 3 dielectric films. Each of the Sr x Ba y M z TiO 3 dielectric films has different ratio of x, y, and z. The fi…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L29/78391. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 26 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).