Device including cavity and self-aligned contact and method of fabricating the same
US-2016049487-A1 · Feb 18, 2016 · US
US9853110B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9853110-B2 |
| Application number | US-201514927765-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 30, 2015 |
| Priority date | Oct 30, 2015 |
| Publication date | Dec 26, 2017 |
| Grant date | Dec 26, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
One illustrative method disclosed includes, among other things, forming a gate contact opening in a layer of insulating material, performing at least one etching process through the gate contact opening to remove a gate cap layer and to expose the gate structure, selectively growing a metal material that is conductively coupled to an upper surface of the gate structure such that the grown metal material contacts all of the sidewalls of the gate contact opening and an air space is formed between a bottom of the grown metal material and a conductive source/drain structure, and forming one or more conductive materials in the gate contact opening above the grown metal material.
Opening claim text (preview).
What is claimed: 1. A method of forming a gate contact for a gate structure of a transistor device formed above an active region defined in a semiconductor substrate, said transistor device comprising a source/drain region, a gate structure including a gate insulation layer and a conductive gate material and having a gate cap layer positioned above an upper surface of said conductive gate material and a sidewall spacer positioned adjacent first and second opposing sides of said gate structure, said gate insulation layer being disposed between said conductive gate material and said sidewall spacer on sidewalls of said conductive gate material, the method comprising: forming an initial conductive source/drain structure that is conductively coupled to said source/drain region of said transistor device; performing a recess etching process on said initial conductive source/drain structure to thereby define a recessed conductive source/drain structure having a recessed upper surface that is positioned at a level that is approximately even with or below a level of said upper surface of said conductive gate material; forming a layer of insulating material above said gate structure, said gate cap layer, said sidewall spacer, and said upper surface of said recessed conductive source/drain structure; etching said layer of insulating material to form a gate contact opening in said layer of insulating material, said gate contact opening having sidewalls; performing at least one etching process through said gate contact opening to remove said gate cap layer and at least a portion of said sidewall spacer on each of said first and second opposing sides of said gate structure to expose at least a portion of said gate structure, including said upper surface of said conductive gate material and sidewall surfaces of said gate insulation layer, and to expose a sidewall portion of said recessed conductive source/drain structure; performing at least one first plating operation through said gate contact opening to selectively grow a metal material on said upper surface of said conductive gate material such that said grown metal material contacts said sidewalls of said gate contact opening disposed above said upper surface of said conductive gate material and an air space is defined by a bottom surface of said grown metal material and said exposed sidewall portion of said recessed conductive source/drain structure; and forming one or more conductive materials in said gate contact opening above said grown metal material. 2. The method of claim 1 , wherein forming said gate contact opening in said layer of insulating material comprises forming said gate contact opening such that the entire gate contact opening is positioned vertically above said active region. 3. The method of claim 1 , wherein performing said at least one etching process through said gate contact opening comprises performing said at least one etching process through said gate contact opening so as to recess an entire lateral width of said sidewall spacer. 4. The method of claim 1 , wherein, prior to performing said at least one first plating operation, the method further comprises performing a wet, electroless plating process to selectively form a layer comprising a noble metal on said exposed upper surface of said conductive gate material and wherein performing said at least one first process operation comprises performing said at least one first plating operation so as to selectively grow said grown metal material on and in contact with said layer comprising said noble metal. 5. The method of claim 4 , wherein said layer comprising said noble metal comprises palladium. 6. The method of claim 1 , wherein performing said at least one first plating operation comprises performing a wet, electroless plating process to selectively grow said metal material. 7. The method of claim 6 , wherein said grown metal material comprises cobalt. 8. The method of claim 1 , wherein said transistor device is one of a FinFET transistor device or a planar transistor device. 9. The method of claim 1 , wherein said gate structure comprises tungsten. 10. The method of claim 1 , wherein forming one or more conductive materials in said gate contact opening comprises forming one of tungsten or copper in said gate contact opening. 11. A method of forming a gate contact for a gate structure of a transistor device including a source/drain region formed above an active region defined in a semiconductor substrate, said gate structure including a gate insulation layer and a conductive gate material and having a gate cap layer positioned above an upper surface of said conductive gate material and a sidewall spacer positioned adjacent first and second opposing sides of said gate structure, said gate insulation layer being disposed between said conductive gate material and said sidewall spacer on sidewalls of said conductive gate material, the method comprising: forming an initial conductive source/drain structure that is conductively coupled to said source/drain region of said transistor device; performing a recess etching process on said initial conductive source/drain structure to thereby define a recessed conductive source/drain structure having a recessed upper surface that is positioned at a level that is approximately even with or below a level of said upper surface of said conductive gate material; forming a layer of insulating material above said gate structure, said gate cap layer, said upper surface of said recessed conductive source/drain structure, and said sidewall spacer; etching said layer of insulating material to form a gate contact opening in said layer of insulating material, said gate contact opening having sidewalls; performing at least one etching process through said gate contact opening to remove said gate cap layer and to recess any exposed portions of said sidewall spacer on each of said first and second opposing sides of said gate structure so as to expose at least said upper surface of said conductive gate material, sidewall surfaces of said gate insulation layer, and a sidewall portion of said recessed conductive source/drain structure, wherein said recessed portion of said sidewall spacer has a recessed upper surface that is positioned at a level that is below a level of said exposed upper surface of said conductive gate material; performing a first plating operation through said gate contact opening to selectively form a layer comprising a noble metal on said exposed upper surface of said conductive gate material; performing a second plating operation through said gate contact opening to selectively grow a metal material on said layer comprising said noble metal such that said grown metal material contacts said sidewalls of said gate contact opening disposed above said upper surface of said conductive gate material and an air space is defined by a bottom surface of said grown metal material, said exposed sidewall portion of said recessed conductive source/drain structure, and said recessed upper surface of said recessed sidewall spacer; and forming one or more conductive materials in said gate contact opening above said grown metal material. 12. The method of claim 11 , wherein forming said gate contact opening in said layer of insulating material comprises forming said gate contact opening such that the entire gate contact opening is positioned vertically above said active region. 13. The method of claim 11 , wherein performing said at least one etching process through said gate contact opening comprises performing said at least one etching process through said gate contact opening so as to recess an entire lateral wid
using a liquid · CPC title
the principal metal being a transition metal · CPC title
based on metals, e.g. alloys, metal silicides (H10W20/4484 takes precedence) · CPC title
by forming self-aligned vias or self-aligned contact plugs · CPC title
by filling conductive material into holes, grooves or trenches · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.