Composite electronic component
US-2016372265-A1 · Dec 22, 2016 · US
US9832877B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9832877-B2 |
| Application number | US-201615239943-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 18, 2016 |
| Priority date | Aug 26, 2015 |
| Publication date | Nov 28, 2017 |
| Grant date | Nov 28, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A collective substrate for resistor devices includes a base, a first conductive pattern in a to-be-product region and a to-be-cut-away region of the base, and a resistive element in the to-be-product region of the base. The to-be-cut-away region includes a first region adjacent to the to-be-product region in a first direction, and a second region adjacent to the to-be-product region in a second direction. The first conductive pattern includes a first terminal portion connected to the resistive element and disposed in the to-be-product region, a first electrode portion disposed in the first region and larger in area than the first terminal portion, and a first interconnect portion extended from the first terminal portion toward the second region to be connected to the first electrode portion.
Opening claim text (preview).
What is claimed is: 1. A collective substrate for resistor devices, the collective substrate comprising: a base including: a plurality of to-be-product regions arranged in rows and columns and separated from each other; and a to-be-cut-away region in a lattice shape located between the plurality of to-be-product regions; a plurality of resistive elements disposed on an upper surface of the base; and a plurality of first conductive patterns disposed on the upper surface of the base; wherein each of the plurality of resistive elements is disposed in a corresponding to-be-product region of the plurality of to-be-product regions; each of the plurality of first conductive patterns is disposed in a corresponding unit region of a plurality of unit regions defined as a region including one to-be-product region of the plurality of to-be-product regions, and a frame region which is a portion of the to-be-cut-away region and surrounds the one to-be-product region; the frame region in each of the plurality of unit regions includes: a first region adjacent to the to-be-product region in a first direction; and a second region adjacent to the to-be-product region in a second direction; the first direction being one of a row direction and a column direction in which the plurality of to-be-product regions are arranged, and the second direction being the other of the row direction and the column direction; and the first conductive pattern in each of the plurality of unit regions includes: a first terminal portion connected to the resistive element and disposed in the to-be-product region; a first electrode portion disposed at least in the first region and larger in area than the first terminal portion; and a first interconnect portion extended from the first terminal portion toward the second region and connected to the first electrode portion through only the frame region. 2. The collective substrate for resistor devices according to claim 1 , further comprising: a plurality of second conductive patterns disposed on the upper surface of the base and separated from each of the plurality of first conductive patterns; wherein each of the plurality of second conductive patterns is disposed in a corresponding unit region of the plurality of unit regions; and the second conductive pattern in each of the plurality of unit regions includes: a second terminal portion connected to the resistive element and disposed in the to-be-product region; a second electrode portion disposed at least in the first region and larger in area than the second terminal portion; and a second interconnect portion extended from the second terminal portion toward the second region and connected to the second electrode portion through only the frame region. 3. The collective substrate for resistor devices according to claim 2 , wherein in each of the plurality of unit regions, the first terminal portion and the second terminal portion are separated from each other in the first direction. 4. The collective substrate for resistor devices according to claim 3 , wherein in each of the plurality of unit regions: the first electrode portion includes a first portion located in the to-be-product region and continuing from a portion of the first electrode portion located in the first region; and the second electrode portion includes a second portion located in the to-be-product region and continuing from a portion of the second electrode portion located in the first region; and in each of the plurality of unit regions: the first portion is separated from the first terminal portion in the first direction; and the second portion is separated from the second terminal portion in the first direction. 5. The collective substrate for resistor devices according to claim 3 , further comprising: a plurality of third conductive patterns disposed on the upper surface of the base, and separated from each of the plurality of first conductive patterns and from each of the plurality of second conductive patterns; and a plurality of fourth conductive patterns disposed on the upper surface of the base, and separated from each of the plurality of first conductive patterns and from each of the plurality of second conductive patterns; the plurality of third conducive patterns are each disposed in a corresponding unit region of the plurality of unit regions; the plurality of fourth conductive patterns are each disposed in a corresponding unit region of the plurality of unit regions; in each of the plurality of unit regions: the third conductive pattern is disposed in a portion of the to-be-product region located between the first terminal portion and the first electrode portion; and the fourth conductive pattern is disposed in a portion of the to-be-product region located between the second terminal portion and the second electrode portion. 6. The collective substrate for resistor devices according to claim 3 , wherein in each of the plurality of unit regions: a distance in the first direction between the first terminal portion and the first electrode portion and a distance in the first direction between the second terminal portion and the second electrode portion are each smaller than a distance in the first direction between the first terminal portion and the second terminal portion. 7. The collective substrate for resistor devices according to claim 2 , wherein in each of the plurality of unit regions, the first terminal portion and the second terminal portion are separated from each other in the second direction. 8. The collective substrate for resistor devices according to claim 7 , wherein in each of the plurality of unit regions: the first electrode portion includes a first portion located in the to-be-product region and continuing from a portion of the first electrode portion located in the first region; and the second electrode portion includes a second portion located in the to-be-product region and continuing from a portion of the second electrode portion located in the first region; and in each of the plurality of unit regions: the first portion is separated from the first terminal portion in the first direction; and the second portion is separated from the second terminal portion in the first direction. 9. The collective substrate for resistor devices according to claim 7 , further comprising: a plurality of third conductive patterns disposed on the upper surface of the base, and separated from each of the plurality of first conductive patterns and from each of the plurality of second conductive patterns; and a plurality of fourth conductive patterns disposed on the upper surface of the base, and separated from each of the plurality of first conductive patterns and from each of the plurality of second conductive patterns; the plurality of third conducive patterns are each disposed in a corresponding unit region of the plurality of unit regions; the plurality of fourth conductive patterns are each disposed in a corresponding unit region of the plurality of unit regions; in each of the plurality of unit regions: the third conductive pattern is disposed in a portion of the to-be-product region located between the first terminal portion and the first electrode portion; and the fourth conductive pattern is disposed in a portion of the to-be-product region located between the second terminal portion and the second electrode portion. 10. The collective substrate for resistor devices according to claim 2 , wherein the first electrode portion connected to the first terminal portion of one to-be-product region of a pair of to-be-product regions which are adjacent to each other in the first direction, and the second electr
associated with surface mounted components · CPC title
Non-printed capacitor · CPC title
Thermistors (H01C7/02 - H01C7/06 take precedence) · CPC title
Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295 (H05K1/11 takes precedence; lay-out adapted to mounted component configuration H05K1/18) · CPC title
Stacked capacitors (H01G4/33 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.