Memory mapping in a processor having multiple programmable units

Patent metadata

Field	Value
Publication number	US-9824038-B2
Application number	US-201514882897-A
Country	US
Kind code	B2
Filing date	Oct 14, 2015
Priority date	Dec 27, 1999
Publication date	Nov 21, 2017
Grant date	Nov 21, 2017

Abstract

The disclosure includes, in general, among other aspects, an apparatus having multiple programmable units integrated within a processor. The apparatus has circuitry to map addresses in a single address space to resources within the multiple programmable units where the single address space includes addresses for different ones of the resources in different ones of the multiple programmable units and where there is a one-to-one correspondence between respective addresses in the single address space and resources within the multiple programmable units.

First claim

What is claimed is:

1. A processor comprising:
a synchronous dynamic random access memory (SDRAM) controller to couple to an SDRAM;
a reduced instruction set computer (RISC) processor coupled to a first bus and the SDRAM controller;
a plurality of programmable multithreaded processing engines to process network packets;
a bus interface unit coupled to a second bus and the plurality of programmable multithreaded processing engines, the bus interface unit comprising memory mapped registers, a transmit first-in-first-out (FIFO) queue, a receive FIFO queue, and logic to transfer data between the transmit and receive FIFO queues and a shared resource; and
logic coupled to the first bus and the second bus to enable access to memory mapped registers of the bus interface unit by the RISC processor;
wherein the logic is to convert a read or write operation in a first format to a corresponding read or write operation in a second format to allow the RISC processor to transfer data to and from the memory mapped registers of the bus interface unit.

2. The processor of claim 1 , wherein the shared resource is an SDRAM location.

3. The processor of claim 1 , wherein the shared resource is a register location.

Assignees

• Intel Corp

Inventors

• Wolrich Gilbert
• Bernstein Debra
• Cutter Daniel
• Dolan Christopher
• Adiletta Matthew J

Classifications

• G06F12/109

  for multiple virtual address spaces, e.g. segmentation (G06F12/1036 takes precedence) · CPC title

• G06F13/4027

  using bus bridges (G06F13/4022 takes precedence) · CPC title

• G06F12/10

  Address translation · CPC title

• G06F3/0622

  in relation to access · CPC title

• G06F12/0223

  User address space allocation, e.g. contiguous or non contiguous base addressing · CPC title