Apparatus and method for treating a substrate

US9793476B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9793476-B2
Application numberUS-201214355206-A
CountryUS
Kind codeB2
Filing dateOct 30, 2012
Priority dateOct 31, 2011
Publication dateOct 17, 2017
Grant dateOct 17, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided are a substrate treating apparatus and method of manufacturing a phase-change layer having superior deposition characteristics. The substrate treating method of manufacturing a phase-change memory includes forming a bottom electrode on a substrate on which a pattern is formed, performing surface treating for removing impurities generated or remaining on a surface of the substrate while the bottom electrode is formed, performing nitriding on the surface of the substrate from which the impurities are removed, and successively depositing a phase-change layer and a top electrode on the bottom electrode. The substrate treating apparatus for manufacturing a phase-change memory includes a load lock chamber into/from which a plurality of substrates are loaded or unloaded, the load lock chamber being converted between an atmosphere state and a vacuum state, a nitriding chamber in which nitriding is performed on a surface of a substrate on which a bottom electrode is disposed, the nitriding chamber being coupled to one side of a plurality of sides of the vacuum transfer chamber, and a process chamber in which a phase-change layer is deposited on the surface of the substrate on which nitriding is performed in the nitriding process chamber, the process chamber being coupled to one of the plurality of sides of the vacuum transfer chamber.

First claim

Opening claim text (preview).

What is claimed is: 1. A substrate treating method for manufacturing a phase-change memory, the substrate treating method comprising: forming a bottom electrode on a substrate on which a pattern is formed; performing surface treating through plasma treating using an H 2 -containing gas for removing impurities generated or remaining on a surface of the substrate while the bottom electrode is formed; performing nitriding to remove hydrogen bonding generated on the surface of the substrate from which the impurities are removed; and successively depositing a phase-change layer and a top electrode on the bottom electrode, wherein the nitriding comprises substituting nitrogen bonding for the hydrogen bonding attached to the surface of the substrate during the surface treating. 2. The substrate treating method of claim 1 , wherein the forming of the bottom electrode comprises: forming a bottom electrode contact hole in which the bottom electrode is formed after a dielectric is deposited on the substrate; depositing a nitride layer on the surface of the substrate in which the contact hole is formed; and removing the nitride layer remaining except for the nitride layer formed in the bottom electrode contact hole. 3. The substrate treating method of claim 1 , wherein the nitriding comprises annealing or plasma treating under a nitrogen-containing atmosphere. 4. The substrate treating method of claim 3 , wherein the annealing is performed by allowing at least one of N2, N2O, and NH3 to flow. 5. The substrate treating method of claim 4 , wherein the annealing is performed under conditions such as a pressure of approximately 8 Torr or more and a temperature of approximately 700° C. or more. 6. The substrate treating method of claim 4 , wherein the annealing is performed by allowing at least one of N2, N2O, and NH3 to flow at a flow rate of approximately 1000 sccm for approximately 10 minutes. 7. The substrate treating method of claim 3 , wherein the plasma treating is performed by generating a plasma from at least one of N2, N2O, and NH3. 8. The substrate treating method of claim 7 , wherein the plasma treating is performed at a temperature of approximately 300° C. 9. The substrate treating method of claim 1 , wherein the phase-change layer is formed of a compound comprising at least one of germanium (Ge), antimony (Sb), or tellurium (Te). 10. The substrate treating method of claim 9 , wherein the phase-change layer is formed of a 2-element compound. 11. The substrate treating method of claim 1 , wherein each of the bottom electrode and the top electrode is formed of a nitrogen-containing compound. 12. The substrate treating method of claim 9 , wherein the phase-change layer is formed of a 3-element compound. 13. The substrate treating method of claim 9 , wherein the phase-change layer is formed of a 4-element compound.

Assignees

Inventors

Classifications

  • Electricity · mapped topic

  • Electricity · mapped topic

  • Electricity · mapped topic

  • Electricity · mapped topic

  • using electric discharges {(generation and control of plasma in discharge tubes for surface treatment H01J37/32, H01J37/34)} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9793476B2 cover?
Provided are a substrate treating apparatus and method of manufacturing a phase-change layer having superior deposition characteristics. The substrate treating method of manufacturing a phase-change memory includes forming a bottom electrode on a substrate on which a pattern is formed, performing surface treating for removing impurities generated or remaining on a surface of the substrate while…
Who is the assignee on this patent?
Wonik Ips Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L45/1616. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 17 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).