Land grid array interconnect formed with discrete pads

US9769924B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9769924-B2
Application numberUS-201414323048-A
CountryUS
Kind codeB2
Filing dateJul 3, 2014
Priority dateAug 4, 2011
Publication dateSep 19, 2017
Grant dateSep 19, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A land grid array (LGA) includes a grid array of metal pads plated directly onto a printed circuit board, and a discrete metal pad soldered to each of the plated metal pads in the grid array. Each discrete metal pad has an exposed contact surface after soldering, and a thickness of each discrete metal pad is selected as a function of location in the grid array so that the discrete pads provide a locus of exposed surfaces having greater flatness than the printed circuit board.

First claim

Opening claim text (preview).

What is claimed is: 1. A land grid array, comprising: a grid array of metal pads plated directly onto a printed circuit board having a plurality of conductive vias, wherein the plated metal pads cover the conductive vias; and a discrete metal pad soldered to each of the plated metal pads in the grid array with a layer of solder between the plated metal pads and each discrete metal pads and each discrete metal pad, wherein each discrete metal pad is positioned directly over one of the plated metal pads, wherein each discrete metal pad is positioned directly over one of the plated metal pads, wherein each discrete metal pad has an exposed contact surface after soldering, and wherein a thickness of each discrete metal pad is selected as a function of location in the grid array so that the discrete pads provide a locus of exposed surfaces having greater flatness than the printed circuit board. 2. The land grid array of claim 1 , wherein the discrete metal pads have a base metal core plated with one or more metals. 3. The land grid array of claim 1 , further comprising: a via in a plurality of the plated metal pads, wherein the discrete metal pads cover the via. 4. The land grid array of claim 1 , wherein the exposed contact surface of the discrete metal pads is plated with gold for contact with a surface mounted component. 5. The land grid array of claim 1 , wherein the discrete pads have a copper core plated with another metal, and wherein the thickness of the copper core varies among the individual discrete pads. 6. The land grid array of claim 5 , wherein the copper core is plated on all sides with nickel. 7. The land grid array of claim 5 , wherein the discrete pads have a tin plated surface that is soldered to the plated copper pad.

Assignees

Inventors

Classifications

  • Use of materials for the {conductive, e.g. } metallic pattern · CPC title

  • Land grid array [LGA] · CPC title

  • having an array of bottom contacts, e.g. pad grid array or ball grid array components · CPC title

  • Manufacturing circuit on or in base · CPC title

  • H05K3/4015Primary

    using auxiliary conductive elements, e.g. pieces of metal foil, metallic spheres · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9769924B2 cover?
A land grid array (LGA) includes a grid array of metal pads plated directly onto a printed circuit board, and a discrete metal pad soldered to each of the plated metal pads in the grid array. Each discrete metal pad has an exposed contact surface after soldering, and a thickness of each discrete metal pad is selected as a function of location in the grid array so that the discrete pads provide …
Who is the assignee on this patent?
Lenovo Entpr Solutions Singapore Pte Ltd
What technology area does this patent fall under?
Primary CPC classification H05K3/4015. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 19 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).