Dual damascene fill

US9768063B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9768063-B1
Application numberUS-201615199632-A
CountryUS
Kind codeB1
Filing dateJun 30, 2016
Priority dateJun 30, 2016
Publication dateSep 19, 2017
Grant dateSep 19, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for filling vias formed in a dielectric layer with a metal or metal alloy that has a low solubility with copper over copper containing interconnects, wherein the vias are part of a dual damascene structure with trenches and vias is provided. A sealing layer of a first metal or metal alloy that has a low solubility with copper is selectively deposited directly on the copper containing interconnects in at bottoms of the vias, wherein sidewalls of the dielectric layer forming the vias are exposed to the depositing the sealing layer, and wherein the first metal or metal alloy that has a low solubility is selectively deposited to only form a layer on the copper containing interconnects. A via fill of a second metal or metal alloy that has a low solubility with copper is electrolessly deposited over the sealing layer, which fills the vias.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for filling vias formed in a dielectric layer with a metal or metal alloy that has a low solubility with copper over copper containing interconnects, wherein the vias are part of an interconnect structure with trenches and vias, comprising: selectively depositing a sealing layer of a first metal that has a low solubility with copper or metal alloy that has a low solubility with copper directly on the copper containing interconnects at bottoms of the vias, wherein sidewalls of the dielectric layer forming the vias are exposed to the depositing the first metal or metal alloy, and wherein the first metal that has a low solubility with copper or metal alloy that has a low solubility is selectively deposited to only form a layer on the copper containing interconnects; and electrolessly depositing a via fill of a second metal that has a low solubility with copper or metal alloy that has a low solubility with copper over the sealing layer, which fills the vias. 2. The method, as recited in claim 1 , wherein the electrolessly depositing the via fill comprises: providing a cleaning; performing an electroless deposition of the second metal that has a low solubility with copper or metal alloy that has a low solubility with copper; and providing an acid clean to remove metallic contamination. 3. The method, as recited in claim 2 , wherein the selective depositing the sealing layer comprises a chemical vapor deposition (CVD) of the first metal that has a low solubility with copper or metal alloy that has a low solubility with copper. 4. The method, as recited in claim 3 , wherein the first metal that has a low solubility with copper or metal alloy that has a low solubility with copper is one or more of cobalt, ruthenium, or iridium or its alloys with other elements such as but not restricted to W, Mo, Re, P, and B. 5. The method, as recited in claim 4 , further comprising: forming a barrier layer over the via fill and a trench adjacent to the via; and filling the trench with a conductive metal or metal alloy containing at least one of copper, cobalt, ruthenium, nickel or tungsten. 6. The method, as recited in claim 2 , wherein the selective depositing the sealing layer comprises: providing a pre-deposition cleaning; electrolessly depositing a layer of the first metal that has a low solubility with copper or metal alloy that has a low solubility with copper on the copper containing interconnects to form a layer on the copper containing interconnects, wherein the electroless deposition of the via fill uses an electroless deposition bath that is more reactive than an electroless deposition bath that is used for electrolessly depositing the sealing layer; providing a post-deposition cleaning; and rinsing and drying the electrolessly deposited layer. 7. The method, as recited in claim 6 , wherein the first metal that has a low solubility with copper or metal alloy that has a low solubility with copper is one or more of cobalt, ruthenium, or iridium or its alloys with other elements such as but not restricted to W, Mo, Re, P, and B. 8. The method, as recited in claim 7 , further comprising: forming a barrier layer over the via fill and a trench adjacent to the via; and filling the trench with a conductive metal or metal alloy containing at least one of copper, cobalt, ruthenium, nickel or tungsten. 9. The method, as recited in claim 2 , wherein the depositing the sealing layer comprises: electrolessly depositing a layer of the first metal that has a low solubility with copper or metal alloy that has a low solubility with copper on the copper containing interconnects to form a layer on the copper containing interconnects, wherein the electroless deposition of the via fill uses an electroless deposition bath that is more reactive to copper than an electroless deposition bath that is used for electrolessly depositing the layer; and rinsing and drying the electrolessly deposited layer. 10. The method, as recited in claim 9 , wherein the first metal that has a low solubility with copper or metal alloy that has a low solubility with copper is one or more of cobalt, ruthenium, or iridium or its alloys with other elements such as but not restricted to W, Mo, Re, P, and B. 11. The method, as recited in claim 10 , further comprising: forming a barrier layer over the via fill and a trench adjacent to the via; and filling the trench with a conductive metal or metal alloy containing at least one of copper, cobalt, ruthenium, nickel or tungsten. 12. The method, as recited in claim 1 , wherein the first metal that has a low solubility with copper or metal alloy that has a low solubility with copper is one or more of cobalt, ruthenium, or iridium or its alloys with other elements such as but not restricted to W, Mo, Re, P, and B. 13. The method, as recited in claim 1 , further comprising: forming a barrier layer over the via fill and a trench adjacent to the via; and filling the trench with a conductive metal or metal alloy containing at least one of copper, cobalt, ruthenium, nickel or tungsten. 14. The method, as recited in claim 1 , wherein the sealing layer has a thickness of between 5 Å-100 Å. 15. A method for filling vias formed in a dielectric layer with a metal or metal alloy that has a low solubility with copper over copper containing interconnects, wherein the vias are part of an interconnect structure with trenches and vias, comprising: electrolessly depositing a layer of a first metal or metal alloy that has a low solubility with copper on the copper containing interconnects to form a layer on the copper containing interconnects; drying the electrolessly deposited layer; and electrolessly depositing a via fill of a second metal or metal alloy that has a low solubility with copper over the layer, which fills the vias; comprising: performing an electroless deposition of the second metal or metal alloy that has a low solubility with copper, wherein the electroless deposition of the via fill uses an electroless deposition bath that is more reactive than an electroless deposition bath that is used for electrolessly depositing the layer; and providing an acid clean to remove metallic contamination. 16. The method, as recited in claim 15 , wherein the first metal or metal alloy that has a low solubility with copper is one or more of cobalt, ruthenium, or iridium or its alloys with other elements such as but not restricted to W, Mo, Re, P, and B. 17. The method, as recited in claim 16 , further comprising: forming a barrier layer over the via fill and a trench adjacent to the via; and filling the trench with a conductive metal or metal alloy containing at least one of copper, cobalt, ruthenium, nickel or tungsten. 18. A method for filling vias formed in a dielectric layer with a metal or metal alloy that has a low solubility with copper over copper containing interconnects, wherein the vias are part of an interconnect structure with trenches and vias, comprising: depositing a chemical vapor deposition (CVD) of a layer of a first metal or metal alloy that has a low solubility with copper on the copper containing interconnects; and electrolessly depositing a via fill of a second metal or metal alloy that has a low solubility with copper over the layer, which fills the vias; comprising: performing an electroless deposition of the second metal or metal alloy that has a low solubility with copper; and providing an acid clean to remove metallic contamination. 19. The method, as recited in claim 18 , w

Assignees

Inventors

Classifications

  • using selective deposition · CPC title

  • H10P14/46Primary

    using a liquid · CPC title

  • based on metals, e.g. alloys, metal silicides (H10W20/4484 takes precedence) · CPC title

  • Barrier, adhesion or liner layers · CPC title

  • by forming openings in the dielectric parts · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9768063B1 cover?
A method for filling vias formed in a dielectric layer with a metal or metal alloy that has a low solubility with copper over copper containing interconnects, wherein the vias are part of a dual damascene structure with trenches and vias is provided. A sealing layer of a first metal or metal alloy that has a low solubility with copper is selectively deposited directly on the copper containing i…
Who is the assignee on this patent?
Lam Res Corp
What technology area does this patent fall under?
Primary CPC classification H10P14/46. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 19 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).